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Complementary Metal Oxide Semiconductor (CMOS) transistors form the basis of 
many integrated circuit products, such as microprocessor, random access memory (RAM), 
and digital signal processor (DSP).  Continual transistor miniaturization, including scaling 
down of the transistor gate length and gate dielectric thickness, has been the technology 
trend for the past few decades.  Aggressive CMOS transistor scaling has driven CMOS 
transistors into the nanoscale regime, making it the most widespread nanotechnology in 
production today.  Further transistor scaling becomes increasingly challenging and faces 
many difficulties related to physical limitations.  A new and emerging trend is the 
exploration of alternative ways to enhance CMOS transistor performance besides size 
reduction.  The proposed research will be on investigation of novel CMOS transistor 
structures to enhance performance.  The main focus will be on different schemes to form 
strained silicon transistors for enhanced performance over conventional silicon CMOS 
transistors where the silicon is not strained.  When the crystal lattice of silicon is strained, 
the electronic properties of silicon will be modified.  By engineering the strain introduced, 
the strain-induced modification of electronic properties can be made to improve the 
mobility of carriers (i.e. electrons and holes) in silicon.  This leads to a higher drive 
current for CMOS transistors and a corresponding increase in speed of integrated circuits 
formed using these transistors.  Faster integrated circuit speed enables new products or 
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1.1 Motivation  
Device scaling is essential for the continued improvement in CMOS technology.  
Gordon Moore predicted that the speed performance of integrated circuits would double 
every 18-24 months.  Until now, this is achieved mainly by the down sizing of 
conventional silicon (Si) CMOS devices.  However, with the progression of each 
technology node, sustaining the performance improvement to meet the ITRS roadmap [1] 
through scaling alone becomes increasingly difficult to maintain.  Therefore, new 
materials and novel device structures are essential in order to keep up with the expected 
level of performance improvement as required by the roadmap.  In order to propose 
alternatives for device performance enhancement, it is essential to look at the equation 
that governs circuitry speed.  The time delay of a circuit can be approximated by the 
simple equation, 
  time delay 
I
CV
t ddd =        (1.1) 
   
where C is the parasitic capacitance, Vdd is the supply voltage and I is the transistor drive 
current.  The shorter the time delay td, the faster will be the speed at which the circuit 
operates.  According to equation (1.1), there are 3 parameters (C, Vdd and I) which can 
affect the speed performance of circuits.  By adjustment of one or a combination of any of 
these 3 parameters, circuitry speed can be improved.  The conventional method of device 
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scaling serves to increase the drive current I.  This in turn leads to a reduction in time 
delay and faster circuitry speed.  However, as gate dimensions are reduced further into the 
sub 100nm regime, suppression of increasingly high off-state current and severe short 
channel effects becomes difficult.  This leads to improved performance at the expense of 
high power consumption, which is highly undesirable in low standby power applications 
like laptops and cellular phones.  The gate dielectric thickness can also be reduced to 
increase drive current only to be met with the same problem of high gate leakage currents.  
There is also little room in reducing supply voltage Vdd as reducing the supply voltage will 
reduce the gate-overdrive, eventually causing a reduction in I.  In addition, Vdd also needs 
to be kept as low as possible to keep active power PActive and standby power PStandby to a 
minimum.  The equations are as given. 
  Active Power Consumption PActive = C.Vdd2.f    (1.2) 
  Standby Power Consumption PStandby = W.Ioff.Vdd   (1.3) 
On the other hand, reduction in device parasitic capacitance C is another viable option to 
improve circuit speed performance.     
 
In this thesis, various ways to improve the circuitry speed, by means of either 
reduction in parasitic capacitance C and/or increase in drive current I, will be explored as 






1.2.1 Present TechnologyTrend : Novel Devices and Architecture for Enhanced CMOS 
Performance  
 As explained earlier in equation (1.1), the key to enhancing circuit performance 
lies in the manipulation of the 3 parameters (C, Vdd and I).  In a bid for continual 
performance enhancement and meeting the requirements of the Moore’s Law, which until 
now is heavily reliant on device scaling, there is an ever increasing need to introduce new 
structures and materials into the present CMOS technology.  At present, many types of 
device architectures and materials are being aggressively explored with the hope of 
improving CMOS devices performance.   
 
Some of these include the use and implementation of metal gates [2] – [6], high-k 
gate dielectrics [7], [8], channel strain engineering [9] – [17], silicon-on-insulator (SOI) 
substrates [18] - [20], shallow junction formation [21] and/or a combination of some of 
these features [22] for continual improvements in CMOS device performance. 
 
 As the gate length and gate dielectric thickness are reduced, the use of polysilicon 
as the gate material aggravates the problem of poly depletion, high gate resistance and 
dopant penetration from the gate [1], [2].  To alleviate these problems, some have 
suggested the use of metal as the gate material [2] – [6].  This not only solves the problem 
of gate depletion and dopant penetration but also reduces the gate resistance.  By 
eliminating the effects of poly depletion, a higher equivalent oxide capacitance can be 
achieved.  This in turn give rise to an increase in drive current I.  However, there are 
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issues related to implementation of metal as the gate material of CMOS device and these 
include the choice of metal materials, new physics of metal gate dielectric interface and 
possible schemes of integrating metal gate material into the CMOS process. 
 
 In line with the scaling of gate length, the gate dielectric thickness has to be 
reduced, to increase gate oxide capacitance.  However, as the thickness of the gate oxide 
is reduced, gate leakage and power consumption of the MOS transistors will increase 
tremendously.  One solution would be the use of high-k dielectric in place of silicon 
dioxide as the gate dielectric.  This allows a physically thicker high-k dielectric to achieve 
the same or lower electrical thickness at a lower leakage current than silicon dioxide [6], 
[7].  Challenges of using high-k include threshold voltage, Vt instability, mobility 
degradation and thermal stability [22]. 
 
 For many years, channel strain engineering [9] - [17] has also been actively 
pursued to improve drive current I.  Introduction of appropriate strain, in the channel of 
MOSFET devices, causes an increase in carrier mobility as a result of smaller carrier 
effective mass and reduction in scattering.  To date, there can be many different ways to 
introduce strain at the channel region of the devices.  The next section will give a more 
detailed description of the different ways to strain Si 
 
So far, the methods described help to improve circuitry speed by increasing the 
drive current I.  As explained earlier, reduction in parasitic capacitance C also can help to 
achieve the same purpose of increasing circuitry speed.  One way to reduce C is by using 
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silicon-on-insulator (SOI) substrates [18] - [20] instead of the conventional bulk silicon 
substrate.  However, the high cost of such SOI substrates can be the major deterring factor 
in its implementation into present CMOS device manufacturing. 
 
1.2.2 Channel Strain Engineering 
 As mentioned in the previous section, the channel of the MOSFET devices can be 
strained by various methods to obtain an improvement in mobility and drive current.  The 
various ways of introducing strain can be generally classified into 2 main categories, 
global strain [9] – [11] and local strain [12] – [17] techniques. 
 
The global strain technique [9] – [11] generally make use of a different material, 
with a mismatch lattice constant like silicon germanium (SiGe), directly beneath the 
silicon (Si) channel.  The strain induced is biaxial and is already inherent in the substrate 
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lattice constant of Si1-xGex will have a larger lattice constant than Si.  When sili
relaxed Si1-xGex, the silicon layer will be stretched biaxially 
 5GSi1-xGexSi1-xGex 
1Å).  By Vegard’s law. the 
con is epitaxially grown on 
Figure 1.1 illustrates how a mismatch material, like SiGe, can induce a biaxial strain in the 
Si layer above it.  Germanium (Ge) has a larger lattice constant (5.658Å) than Si (5.431Å).  
By Vegard’s law, the lattice constant of Si1-xGex is a linear interpolation between the 
lattice constant of Si and Ge.  This is governed by the following expression,  
aSi1-xGex = xaGe + (1-x) aSi       (1.4) 
where x is the Ge mole fraction and aGe and aSi are the lattice constant of Ge and Si, 
respectively.  Si1-xGex, in the relaxed state, will therefore have a larger lattice constant 
than Si.  When a thin layer of Si is epitaxially grown on relaxed Si1-xGex, the Si layer will 
try to retain the in-plane lattice constant of the underlying Si1-xGex.  This causes the Si 
layer to be stretched (tensile strain) biaxially in both directions. 
 
Figure 1.2 shows the different types of globally strained silicon substrate wafers 
formed using the global strain technique.  Figure 1.2 (a) and (b) make use of a graded 
SiGe layer to form a low-defect density relaxed SiGe layer [23], [24] and a buffer relaxed 
SiGe layer before a biaxial tensile strained Si layer is epitaxially grown.  The substrate in 
figure 1.2 (c) is formed using (a) and the strained layer is then transferred onto the BOX 
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Figure 1.3 : Various techniques to introduce different type of strain to the channel region of MOS devices.  
 
The presence of strain can affect the electronic band structure of Si, which changes 
the electrical properties of Si.  Figure 1.4 shows the valence band structure of unstrained 
silicon and silicon under biaxial tensile strain.  The valence band of Si is composed of the 
heavy hole, light hole and spin-orbit sub bands.  In unstrained Si, the heavy hole and light 
hole subbands are degenerate at the Г point, while the spin-orbit sub band is located only 
0.44eV below these 2 subbands.  As a result, holes in unstrained Si experience a higher 
rate of intervalley scattering, which is the primary limitation on hole mobility in bulk Si.  
When Si is subjected to a biaxial tensile strain, the energy of the heavy hole and spin-orbit 
sub bands is lowered relative to the light hole subband, leading to reduced intervalley 
scattering.  Tensile strain also modifies the shape of the valence sub bands, lowering the 
in-plane and out-of-plane effective mass of holes.  Alternatively, uniaxial compressive 
strain in the lateral or source-to-drain direction of the transistor can also improve hole 
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Figure 1.5 : Schematic representation of the constant energy ellipses for (a) unstrained Si and (b) tensile 
strained Si [10]. 
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1.2.3 Silicon-On-Insulator (SOI) for reduced parasitic capacitance C 
 One of the main advantages of using SOI substrate is the reduction in parasitic 
capacitance C to improve circuitry speed.  The source/drain (S/D) junctions of SOI 
MOSFETs usually touch or are very close to the underlying buried oxide (BOX).  This 
effectively reduces the surface area of the junction, contributing to an overall reduction in 
junction capacitance.  Other advantages of using SOI substrates include prevention of 
latch-up, improved short channel effects, radiation hardness and lower leakage currents. 
 
In summary, CMOS performance can be enhanced by implementation of new 
device structures and materials. Channel strain engineering is one promising method to 
improve the drive current I of MOSFET devices.  At present, there are many different 
techniques to introduce different type of strain in various directions in the transistor 
channel.  On the other hand, parasitic capacitance C can be reduced significantly by the 
implementation of MOSFET devices on SOI substrates. 
 
1.3 Objectives of the research 
The main objective of this thesis is to explore various ways to enhance the 
performance of CMOS device, and ultimately resulting in an improvement in speed 
performance of integrated circuits.  This can be achieved by reducing the parasitic 
capacitance C of the transistor or increasing the transistor drive current I.  Lower cost 
alternatives to SOI substrates will be explored for reduction in parasitic capacitance C.  In 
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addition, focus will also be given to the various methods of inducing strain in the channel 
of MOSFET devices for enhanced device performance.   
 
1.4 Outline of the report 
Chapter 1 includes a brief discussion of the recent technology to improve the 
performance of the MOSFET devices.  For eventual improvement in device performance 
at the circuitry level, the drive current I could be increased or parasitic capacitance C 
reduced.  Strained engineering has been identified as one promising method to improve 
drive current I while the use of SOI substrates also helps to reduce parasitic capacitance C.  
In chapter 2, a low cost alternative to SOI substrates for reduction in parasitic capacitance 
is explored.  Electrical characterization of fabricated devices is performed at the transistor 
as well as the circuit level.  TCAD simulation is also being done concurrently for 
optimization of the devices and projection of its feasibility for future technology nodes.  
Chapters 3, 4, 5 and 6 discuss the various methods of inducing and characterizing strain 
components in the Si channel.  Characteristics and challenges of globally strained Si 
devices will be discussed in chapter 3, while chapter 4 describes some of the methods in 
characterizing and predicting strain components in strained Si MOSFET structures.  
Chapter 5 and 6 elaborates on locally strained n and pMOSFETs using lattice mismatched 
source/drain (S/D) stressors.  The last chapter summarizes the results and discussions in 









Reduction in transistor parasitic capacitances allows circuits to operate at higher 
speeds or at lower power for a given speed.  Silicon-On-Insulator (SOI) technology is able 
to achieve significant improvement in circuit performance by greatly reducing the source 
and drain junction (S/D) capacitance, but issues such as history effect, self-heating effect, 
and high wafer cost bring challenges for its widespread adoption.  A pseudo-SOI 
technology was recently demonstrated [29], [30] on bulk substrate to realize reduced 
junction capacitances without the disadvantages associated with partially-depleted SOI.  
The pseudo-SOI technology employs a silicon-on-depletion layer (SODEL) transistor 
(Figure 2.1) in which a depletion layer due to an internal built-in potential is established 
beneath the channel, source, and drain regions of a bulk transistor, leading to reduced 
junction capacitance.  However, the significantly increased depletion volume may lead to 
increased cross-talk and generation current, and the depletion region beneath the channel 
region may result in higher source-to-drain leakage in nanoscale devices.  To suppress 
short-channel effects, an epitaxial silicon layer is employed to form a thin channel layer 


































Figure.2.1 : Schematic illustration of Silicon On DEpletion Layer (SODEL) nMOSFET.  The counter-doped 
layer (shaded) is of the same doping type as the source/drain regions.  As a result of the counter-doped layer, 
an enlarged depletion region as indicated by the gray region and bounded by dashes is achieved.  SODEL 
pMOSFET has the same structure but of opposite dopant-type. 
 
 
In this work, an alternative structure which employs a simple and low-cost 
fabrication process [31] is proposed.  An additional high energy, low dose implant of the 
same conductivity type as the S/D is introduced at the deep S/D or S/D extension implant 
step.  This forms a counter-doped region beneath and separated from the S/D regions.  
This counter-doped region is fully depleted at zero gate bias, contributing to an increased 
depletion width and a significantly reduced junction capacitance.  The resulting transistor 








































Figure 2.2 : Schematic of a simulated Source/Drain on Depletion Layer (SDODEL) nMOSFET transistor 
structure showing counter-doped regions (shaded) beneath the source/drain regions.  The counter-doped 
regions are of the same doping type as the source/drain regions.  As a result of the counter-doped regions, 
the depletion region as indicated by the gray region and bounded by dashes is significantly enlarged over 
that of the control transistor.  The original boundary of the depletion region in the control transistor is 





2.2 Simulation Results 
2.2.1 Reduction in Junction Capacitances (Simulation) 
 To demonstrate and compare the junction capacitance reduction in 
SDODEL [31] and SODEL (Inaba et al [29]) devices, SYNOPSYS process and device 
simulators [32], [33] are used to simulate 3 device structures (SDODEL, SODEL and 
control).  This simulation work is carried out using simulation decks that have been 
previously calibrated based on 90nm technology node.  For both SDODEL and SODEL 
nMOSFETs, phosphorus (P) implant is introduced at different stages of the process flow 
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to form the depletion regions and depletion layer respectively.  In the case of the 
SDODEL nMOSFET, the additional P implant is introduced at the S/D implant step 
whereas in the case of the SODEL nMOSFETs, a blanket P implant is added at the 
beginning of the process flow to form the depletion layer.  The simulated structure for 
both devices is given in Figure.2.3 and Figure.2.4.  The gate length of the simulated 
devices is 65nm.  For fair comparison, the Vt adjust implant step in the process simulation 
has been tuned to obtain comparable linear threshold voltage, Vtlin, IDsat and Ioff in all 3 
types of devices.  Electrical data were obtained by performing device simulation on the 
process simulated device structures.  A comparison of the junction capacitance, 
breakdown voltage, Vbd, Vtlin, Ioff and Idsat of all the 3 different devices are as summarized 
in Table.2.1. 
 































Figure.2.3 : (a) Simulated SDODEL nMOSFET device with a gate length of 65nm and (b) Concentration 
profile of dopants along a vertical line A-A’ as depicted in (a). 
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Figure.2.4 : (a) Simulated SODEL nMOSFET device with a gate length of 65nm and (b) Concentration 




Using Phosphorus (Control) 
SDODEL SODEL Conventional Si 
(Before S/D implant)   
Energy (keV) 155 60 ~ 
Dose (atoms/cm2) 8.70E+12 3.50E+13 ~ 
Channel Implant B(2.1e13, 15keV) B(2.75e13, 15keV) ~ 
Cj @ 0V (F/cm2) 6.54E-08 1.20E-07 2.00E-07 
Cj @ 1.2V (F/cm2) 3.60E-08 3.36E-08 1.32E-07 
Ioff (nA/µm) 30.5 35 26.4 
Vtlin (V) 0.2 0.2 0.2 
Idsat (µA/µm) 1165 1162 1179 
Breakdown Voltage (Vbd) 3 2.6 3.2 
(@1µA/µm)  
 
Table.2.1 : Comparison of electrical parameters of SDODEL, SODEL and control  nMOSFET structures.  
At comparable Vtlin, Idsat and Ioff, reduction in junction capacitance can be observed in both the SDODEL and 





As shown in Table 2.1, both SDODEL and SODEL nMOSFETs can achieve about a 70% 
reduction in junction capacitance Cj compared to the control nMOSFETs.  However, 
between the two, SODEL nMOSFETs suffer from a much lower breakdown voltage Vbd.  
In the case of our proposed SDODEL nMOSFETs, the simulated breakdown voltage Vbd 
is higher and close to that of the control nMOSFETs. 
 
Next, the same simulation procedures have been carried out to simulate the 
pMOSFET structures.  However, a different dopant (Boron) implant is added this time to 
form the depletion regions and the depletion layer in the SDODEL and SODEL 
pMOSFETs respectively.  The simulated structures for both pMOSFETs are as given in 
Figure.2.5 and Figure.2.6.  The gate length of all the simulated devices is 65nm.  Similarly, 
the Vt adjust implant is tuned to obtain comparable Vtlin, Idsat and Ioff in all the SDODEL, 
SODEL and control pMOSFET devices.  A comparison of the electrical parameters of the 
3 types of devices are tabulated in Table.2.2. 
 































Figure.2.5 : (a) Simulated SDODEL pMOSFET device with a gate length of 65nm and (b) Concentration 
profile of dopants along a vertical line B-B’ as depicted in (a). 
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Figure.2.6 : (a) Simulated SODEL pMOSFET device with a gate length of 65nm and (b) Concentration 




Using B (Control) 
SDODEL SODEL Conventional Si 
(After S/D implant)   
Energy (keV) 90 70 ~ 
Dose (atoms/cm2) 3.20E+12 9.80E+12 ~ 
Channel Implant As (7.5e12, 130) As (9.2e12, 130) ~ 
Cj @ 0V (F/cm2) 7.78E-08 8.12E-08 2.54E-07 
Cj @ 1.2V (F/cm2) 7.50E-08 7.30E-08 1.44E-07 
Ioff (nA/µm) -6.8 -7.85 -6.8 
Vtlin (V) -0.3 -0.3 -0.3 
Idsat (µA/µm) -305 -309 -305 
Breakdown Voltage (Vbd) -4.4 -4.15 -4.45 
(@1µA/µm)  
 
Table.2.2 : Comparison of electrical parameters of SDODEL, SODEL and control  pMOSFET structures. At 
comparable Vtlin, Idsat and Ioff, reduction in junction capacitance can be observed in both the SDODEL and 




At the same Vtlin, Idsat and Ioff, the junction capacitance of both SDODEL and 
SODEL pMOSFET devices are 50% lower than that of the control pMOSFETs.  However, 
like in the case of the nMOSFETs, the Vbd of SODEL pMOSFET devices are also found to 
be lower in magnitude than that in the SDODEL and control pMOSFETs.   
 
2.3 Experimental Results 
 A standard CMOS fabrication process based on 0.18µm technology node was used 
in this experiment.  SDODEL and control devices of various gate lengths ranging from 
0.16 µm to 20 µm are fabricated.  After forming the poly-silicon (poly-Si) gate electrode 
and spacers, an additional high energy and low dose implant of about 1x1013 cm-2 was 
separately introduced for the n and pMOSFET transistors.  The additional implant formed 
doped regions beneath the S/D regions that are separated from each other.  The implant 
employed phosphorus dopants for nMOSFETs, and boron dopants for pMOSFETs.  The 
vertical concentration profile of the dopants through the source or the drain region is 
shown in Figure 2.7 and Figure 2.8 for the SDODEL n and pMOSFETs respectively, 
depicting a counter-doped region beneath the source or drain regions formed by the 
additional implant.  Subsequent fabrication process follows the conventional CMOS 
process and no effort was made to optimize the transistor performance.  Cobalt silicide 
and two metallization layers were used.  Control devices were fabricated using a CMOS 
process without the additional implant step.  Ring oscillator circuits were also realized for 
comparison of circuit performance. 
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Depth (µm)  
Figure 2.7 : Measured SIMS results for n-channel SDODEL at S/D regions. 
  





















Depth (µm)  
Figure 2.8 : Measured SIMS results for p-channel SDODEL at S/D regions. 
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2.3.1 Reduction in Junction Capacitance (Experimental Measurements) 
The measured junction capacitance Cj of the SDODEL n and pMOSFET devices 
as a function of drain-body bias Vdb is shown in Figure 2.9 (a) and (b).  In comparison 
with control devices, Cj (at a bias voltage equal to the supply voltage Vdd) has been 
reduced by more than 40% and 70% for the SDODEL n and pMOSFETs respectively.  
Junction capacitance measurements for a sample size of 5 devices of each type have been 
performed and depicted by the box plot in Figure 2.10. 
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Figure 2.9 : Measured junction capacitance Cj as a function of drain-body bias Vdb for SDODEL and control 
































Figure.2.10 : Box plot showing a comparison of junction capacitance between SDODEL and control n and 
pMOSFET devices.  
 
2.3.2 Sub-threshold Characteristics 
Fig. 2.11 plots the sub-threshold characteristics of a SDODEL and a control 
nMOSFET device.  The sub-threshold slope and DIBL of the SDODEL nMOSFET is 
observed to be comparable to that of the control nMOSFET.  A slight decrease in 
threshold voltage Vtlin of about 20 mV for the SDODEL nMOSFETs is observed in 
measurements, accounting for a slight increase in the off-state leakage current Ioff.  This 
decrease might be attributed to a slight reduction in the average doping concentration 
below the channel region due to lateral diffusion of counter-doping implant.  The 
reduction in Vtlin and increase in Ioff can be compensated for and optimized by adjusting 
the channel implant.  In the following section, it can be shown through simulation that 
with optimization, Vtlin and Ioff  can be restored without any degradation in drive current.   
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Gate Voltage, Vgs (V)   
Figure.2.11 : Sub-threshold characteristics for SDODEL and control nMOSFETs, at Vds = 0.05V and 1.95V. 
 
2.3.3  Verification of restoration of Vtlin through simulation 
In the previous section, the fabricated SDODEL nMOSFET device shows a 
slightly lower Vtlin and higher Ioff  than the control possibly due to a slight reduction in the 
average doping concentration below the channel region.  This section serves to verify via 
simulation that by changing the Vt adjust implant, the Vtlin and Ioff can be restored.  Using a 
simulation deck that has been calibrated based on the same 0.18µm process technology 
used in section 2.3.2, the Vt adjust implant condition for the SDODEL device is optimized.  
Table 2.3 shows the summarized results after optimization of the channel implant dose.  It 
can be clearly shown from simulation that by adjusting the Vtlin of the SDODEL devices to 
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match that of control devices, Ioff can be greatly reduced while still maintaining the same 
Idsat. 
 
 SDODEL nMOSFET Control nMOSFET 
 Simulation Measured Simulation Measured 
Vt implant dose 1.1 x nVT nVT nVT nVT 
Ioff (pA/µm) 90 529 74 247 
Vtlin (V) 0.4 0.38 0.4 0.4 
Sub-threshold Slope 
(mV/decade) 
75.8 76.0 78.7 79.0 
Idsat (µA/µm) 605 694 595 696 
Cj at 0V (pF) 2.495 7.62 9.0 11 
Cj at 1.8V (pF) 1.64 3.94 5.45 6.82 
 
Table 2.3: By adjustment of Vt implant dose and energy, the Vtlin and Ioff can be matched to that of the 
control device without degrading the Idsat and junction capacitance 
 
2.3.4 Circuit Speed Measurement 
 The impact of the reduced junction capacitance on ring oscillator speed is then 
investigated by measuring the average gate delay of an inverter in a 127-stage inverter 
ring oscillator.  Fig. 2.12 shows the gate delay of an inverter stage plotted against the sum 
of the reciprocal of the drive currents of the n and pMOSFETs.  A linear fit of the data for 
both types of devices (lines in Fig.2.12) shows an almost parallel shift of about 3 ps, 
attributed to the reduction in junction capacitance in SDODEL devices.  For an inverter 
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comprising SDODEL n and pMOSFETs, the gate delay td is reduced by about 15% in 




















|1/Idsat,n| + |1/Idsat,p|  
Figure 2.12 : Gate delay of an inverter stage plotted against the sum of reciprocals of the drive currents of 
the n and pMOSFETs.  The gate length is 0.18 µm.  The device widths are 10 µm and 20 µm for the nand 
pMOSFETs, respectively.  Experimental data is obtained from ring oscillators from different dies.   
Reduction of the inverter gate delay is as high as 15% at the same ( |Idsat,n-1| + |Idsat,p-1| ) at Vdd = 1.8 V. 
 
2.3.5 Breakdown Voltage 
Next, the measured breakdown voltage, Vbd, of the fabricated SDODEL devices is 
compared with that of the control.  Conventionally, Vbd is measured as the drain bias Vd at 
which the Id reaches 0.1µA x device width, with both Vg and Vs set at 0V.   
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From measurements, the Vbd shows a similar trend as that observed in simulation 
(section 2.2).  The measured breakdown voltage Vbd of SDODEL nMOSFETs is very 
close to control nMOSFETs.  On the other hand, SDODEL pMOSFET devices have lower 
breakdown voltages at gate lengths of 0.18µm and 0.16µm.  However, it should be noted 
that these values are still within manufacturing’s specifications of more than 2.5 times of 
Vdd.  Table 2.4 shows the breakdown voltages for both SDODEL and control n and 
pMOSFETs.  These highlight an added advantage of SDODEL devices over SODEL-like 
devices as simulated SODEL-like devices have lower source-to-drain breakdown voltage, 















0.16 4.46 4.62 0.16 -3.50 -5.06 
0.18 4.60 4.56 0.18 -4.46 -5.62 
0.2 4.62 4.58 0.2 -5.58 -5.62 
 
Table.2.4 : Comparison of measured breakdown voltages, Vbd for SDODEL and control MOSFETs for 
different channel lengths 
 
2.3.6 Junction Leakage 
Figure 2.13 compares the junction leakage between control and SDODEL diode 
structures.  Area intensive diode structures, with an area of 6600µm2, are measured, at a 
reverse bias of 1.1 x Vdd, over a sample size of 5 dies.  The junction leakage values are 
comparable for both devices, implying that the introduction of the depletion layer beneath 































Figure 2.13 : Box plot showing a comparison of junction leakage current between SDODEL and control Si 
MOSFETs 
 
2.3.7 Simulation of SDODEL devices at shorter gate lengths 
Finally, to explore the feasibility of SDODEL MOSFETs at even shorter gate 
lengths, SDODEL nMOSFETs with gate length as small as 50 nm are simulated using the 
SYNOPSYS process and device simulators.  Vt adjust implant are tuned to match the Vtlin 
of the SDODEL devices to that of the control devices.  Both the SDODEL and control 
devices also have Ioff that are adjusted close to the Ioff requirements set by the 2003 ITRS 
roadmap [1].  At each gate length, the SDODEL and control devices have the same 
threshold voltage Vtlin, Ioff and saturation drain current Idsat.  Fig. 2.14 shows the reduction 
in junction capacitance in the SDODEL MOSFETs over the control devices at different 
gate lengths.  The junction capacitances for transistors at each gate length are compared at 
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a drain-body bias Vdb equal to the supply voltage of that technology node, Vdd.  Simulation 
results show a larger reduction in junction capacitance than found in experiments.  This is 
probably due to the additional optimization performed in the simulations that was not 
done in device fabrication.  Therefore, there is potential to achieve even better reduction 
in junction capacitance using optimized SDODEL transistor designs for gate lengths down 
to 50 nm.  
 







































Figure 2.14 : Simulated capacitance reduction and off-state leakage current Ioff as a function of gate length.  
Significant reduction in junction capacitance for SDODEL nMOSFETs can be observed for gate lengths 
down to 50 nm, while keeping Ioff close to the specifications of the International Technology Roadmap for 






A low cost alternative to SOI in reducing source/drain junction capacitance was 
demonstrated using a novel SDODEL transistor structure.  A simple process involving the 
insertion of a high energy, low dose implantation step of the source/drain doping type to a 
conventional CMOS process was employed to realize the SDODEL transistors.  The 
SDODEL transistors showed significantly reduced junction capacitance, leading to a 15% 
reduction in inverter gate delay.  A process and device simulation study shows that the 
improved performance in SDODEL transistors can be achieved for gate lengths down to 
50 nm.  Therefore, SDODEL MOSFETs potentially provide a low cost alternative for 
improvement in circuitry speed by reduction of parasitic capacitance C.  In the following 









 As discussed in Chapter 1, increasing the drive current I of transistors can reduce 
the time delay td of integrated circuits.  Conventional downsizing of MOSFET has been 
met with immense challenges as device dimension scaled into the nano-regime.  In recent 
years, channel strain engineering has become one promising method to improve the drive 
current without degradation in other electrical parameters.  We can classify all the various 
Si channel strain-inducing approaches into 2 main categories – global or local strain 
approach.  The global approach generally makes use of globally strained substrates where 
strain is already induced in the starting substrate before the start of the process flow [9] – 
[11].   
 
In this chapter, strained Si on relaxed SiGe substrates, which employs 3 epitaxial 
layers on bulk Si, will be used (Fig. 3.1).  These substrates are first formed by epitaxially 
growing a graded layer of Si1-xGex layer, with Ge mole fraction x starting from zero to its 
final target value, on bulk Si wafers.  This is followed by the growth of a relaxed Si1-xGex 
buffer layer with x fixed at its final target value.  These 2 layers (about 2 – 4 µm thick) 
help to produce a relaxed Si1-xGex layer with reduced defects [23], [24].   The second layer 
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of relaxed Si1-xGex serves as a platform for the growth of the biaxial tensile strained Si 
layer (third and topmost layer).  According to Vegard’s law, relaxed Si will have a lattice 
constant that is smaller than that of Si1-xGex (Fig. 3.1 (a)).  When a Si layer is epitaxially 
grown on the relaxed Si1-xGex layer, the Si atoms will try to retain the in-plane lattice 
constant of the Si1-xGex layer, causing the epitaxial Si layer to be in biaxial (in the x and y 
direction) tensile strain (Fig. 3.1 (b)).  CMOSFET devices are then fabricated on such 











Figure 3.1 : (a) Graded Si1-xGex and relaxed Si1-xGex layer helps to reduce the amount of defects at the 





Figure 3.1 : (b) Si atoms will try to retain the in-plane lattice constant of the relaxed Si1-xGex layer below.  
As a result, the Si layer becomes tensile strained in the x and y directions (biaxial). 
  
 
3.2 Device Fabrication 
A standard CMOS fabrication process based on 0.18 µm technology node was 
used in this experiment.  CMOSFET devices of various gate lengths ranging from 0.16 
µm to 20 µm are fabricated using strained Si / relaxed Si1-xGex (for x = 0.15 and 0.2) 
substrates.  A schematic of the fabricated strained MOSFET devices is shown in Fig. 3.2.  
Apart from minor adjustments made to the STI step to minimize the thermal budget and Si 
consumption of the strained Si layer, no other effort was made to change the process flow 
or to optimize the transistor performance.  Cobalt silicide and two metallization layers 













Si substrate.  Ring oscillator circuits were also realized for comparison of circuit 
performance. 
 
n+ poly gate p+ poly gate
spacers 
 
Figure 3.2 : Schematic showing cross-section of CMOSFET structures fabricated on strained Si / relaxed 





3.3 Electrical Characterization of strained Si MOSFET devices 
3.3.1 Current Drive Enhancement 
 The IDS-VDS characteristics of both strained and control n and pMOSFET devices 
are measured over a range of gate lengths (from 0.16 µm to 20 µm).  Drain current IDS 
enhancement can be observed in the strained Si nMOSFETs.  However, no enhancement 
in IDS is observed in the strained Si pMOSFETs for both Ge concentration splits of 15% 
Strained Si 
(20nm)
SiO2SiO2 SiO2 p+ p+ n+ n+
p-well n-well
Relaxed Si1-xGex layer (~1µm)
Graded Si1-xGex layer (~1µm)
p-type (100) Si 
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and 20%.  Figure 3.3 and Figure 3.4 compares the IDS-VDS characteristics of strained and 
control nMOSFETs at gate lengths of 0.18 µm and 20 µm respectively.  Drain current IDS 
enhancement can be observed at both long (20 µm) and short (0.18 µm) gate lengths.  As 
discussed previously in chapter 1, biaxial tensile strain induced in the Si channel can 
modify the conduction band structure of Si, resulting in the enhancement of the electron 
mobility.  This, in turn, gives rise to an increase in IDS.  In addition, IDS enhancement also 
increases with increasing Ge concentration in the relaxed SiGe layer (from 15% Ge to 
20% Ge).  This can be explained by the larger strain induced in the Si channel when Ge % 
in the underlying SiGe layer increases.  As a result, higher drain current IDS enhancement 
is observed in the nMOSFETs with relaxed Si0.8Ge0.2 layer (20% Ge) compared to that 
with relaxed Si0.85Ge0.15 layer (15% Ge).   
 










Device width : 20 µm VGS-Vt = 1.2V
VGS-Vt = 0.6V
 Strained nMOSFET with 20% Ge














Drain Voltage VDS (V)  
Figure 3.3 : IDS-VDS characteristics of 0.18 µm gate length strained and control nMOS ETs.  Enhancement 




nMOSFETs w th 15% Ge and 20% Ge (in the relaxed SiGe layer) respectively.  IDS enhancement at high VDS 
is observed at low gate overdrive but diminishes at high gate overdrive due to self heating effects. 
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 Strained nMOSFET with 20% Ge













Drain Voltage VDS (V)  
Figure 3.4 : IDS-VDS characteristics of 20 µm gate length strained and control nMOSFETs.  Enhancement of 
about 65% and 75% in linear drain current (at a gate overdrive of 0.9V) is obtained for strained nMOSFETs 
 addition, higher IDS enhancement (about 70%) is also observed in the long 
channe
with 15% Ge and 20% Ge (in the relaxed SiGe layer) respectively.  This enhancement is much higher than 
that in the short channel (0.18 µm)  strained devices.  No degradation in IDS enhancement in the saturation 
regime at high gate overdrive. 
 
In
l (20 µm) nMOSFETs as compared to 10% enhancement in the short channel (0.18 
µm) devices at the same gate overdrive of 0.9V.  One explanation is that at high drain bias, 
where the lateral electric field becomes very high, there is less dependence of IDS on 
mobility as velocity saturation dominates.  Another explanation could be the self heating 
effect, in strained Si / relaxed SiGe substrates, which becomes more prominent as the 
channel length is scaled down and drain current is increased.  SiGe is a poorer conductor 
of heat than Si, therefore it is not able to dissipate the heat generated in the channel as 
efficiently as Si.  This leads to increased heating effect which results in larger carrier 
scattering in the channel.  Self heating effect is especially pronounced at higher gate bias 
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(VGS – Vt = 1.2V) (Figure 3.3), where no drain current enhancement is observed.  The Vt in 
this case refers to the threshold voltage extracted at maximum transconductance in the 
linear regime of the device at low VDS. 
 
3.3.2 Sub-threshold Characteristics 
aracteristics of strained Si / relaxed SiGe and control  Figure 3.5 plots the IDS-VGS ch
nMOSFETs at 0.18 µm gate length.  At this gate length, the strained nMOSFETs show a 
decrease in threshold voltage Vt by about 0.15V to 0.25V.  These strained nMOSFETs 
(solid circle and solid square symbols) also show degradation in sub-threshold slope, off-
state leakage current Ioff and DIBL.  The decrease in Vt and increase in Ioff is also observed 
in the long gate length (20 µm) devices but sub-threshold slope and DIBL remains 
comparable.  The Vt roll-off characteristics of the strained and control nMOSFETs is 
depicted in Figure 3.6.  Poorer control of short channel effects (SCE) is observed in the 
strained devices.  In addition, Vt decreases with increasing Ge concentration in the relaxed 
SiGe layer (i.e. increasing strain in strained Si layer) at all the gate lengths measured.   
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Device width : 20 µm
 Strained nMOSFET with 20% Ge













Gate Voltage VGS (V)  
Figure 3.5 : IDS-VDS of strained and control nMOSFETs at a gate length of 0.18 µm.  A decrease in threshold 













Strained nMOSFET with 20 % Ge















Gate Length LG (nm)  
Figure 3.6 : Vt roll-off characteristics of the strained and control nMOSFETs.  Vt decreases with increasing 
Ge % in the relaxed SiGe layer. 
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 The decrease in Vt can be attributed to a few reasons.  The first reason is due to the 
presence of the conduction and valence band offset in the strained Si / relaxed SiGe 
heterostructure.  Figure 3.7 shows the band alignment of strained Si on relaxed SiGe 
substrates.  For strained Si nMOSFETs, the conduction band offset makes the fermi level 
closer to the conduction band, which in turn, induces more electrons in the inversion layer 
with the same gate bias.  Also, with this type of band alignment, electrons tend to be 
confined at the strained Si, in the channel, making the channel easier to invert.  Thus, the 




Figure 3.7: Bandgap alignment (Type II) of strained Si on relaxed Si1-xGex buffer layer substrate  
 
Another reason that causes the Vt shift of the strained Si MOSFETS is due to the 
difference in diffusitivity of dopants in the SiGe lay
while Arsenic and Phosphorus diffusion is enhanced
the case of nMOSFETs, B segregation in the relaxe





∆Ec = 0.6 x
∆EV = 0.74 x 
 39  er.  Boron diffusion is retarded [34] 
 in the presence of Ge atoms [35].  In 
d SiGe layer beneath the gate, away 
.  This can be visualized as a lower Vt 
implant dose, usually targeted at the channel region.  In addition, the enhanced diffusion 
of As and P in SiGe could mean that the there would be more lateral diffusion of these 
dopants from the source and drain region into the region below the gate and channel.  This 
could indirectly lower substrate doping, NA which reduces Vt.   
 
Yet another reason could be due to the presence of misfit dislocations at the 
strained Si / relaxed SiGe interface.  Partial relaxation of the strained Si layer can lead to 
misfit dislocations at the strained Si / relaxed SiGe interface.  As shown in Figure.3.8, 
these misfit dislocations can act as alternative paths for the diffusion of dopants from the 
source and drain to diffuse into regions below the gate at the strained Si / relaxed SiGe 
interface [11].  This may also lower substrate doping, NA, lowering Vt. 
 
 
Figure 3.8 : (a) Presence of misfit dislocations found at the strained Si and relaxed SiGe interface and (b) 
top-view photo-emission analysis of a wide channel strained Si transistors. A localized leakage path is 
observed. [11] 
 
 In the case of strained Si pMOSFETs, the Vt is higher.  This could be due to the 
valence band offset that causes holes to be confined in the SiGe layer at the Si/ SiGe 
interface, resulting in a parasitic buried channel.  However in this work, pMOSFETs are 
of less interest as no enhancement is observed, consistent with earlier works [9] - [11]. 
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As illustrated earlier in Figure 3.5, a higher off-state leakage current Ioff is 
observed in the strained Si nMOSFETs.  In fact, the higher the Ge % in the relaxed SiGe 
layer, the higher the Ioff in the strained device.  This increase in Ioff could be attributed to 
two reasons.  One reason for the increase is due to the reduction in Vt of the strained 
devices.  The other reason contributing to the increase in Ioff is the presence of misfit 
dislocations (Figure 3.8) found at the strained Si and relaxed SiGe interface, which 
provide alternative current paths from source to the drain even at off-state mode.  Both 
reasons also explain the observation where higher off-state leakage current is found in 
nMOSFETs with higher Ge % in the relaxed SiGe layer.  Higher Ge % would imply a 
lower Vt and the presence of more dislocations, resulting in higher Ioff.  Figure 3.9 shows a 





























Figure 3.9 : Box plot showing measured Ioff values over a range of 5 dies for control and strained 
nMOSFETs at gate length of 0.18 µm. 
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3.3.3 Circuitry Speed 
As discussed previously in chapter 1, increase in drive current, I, should 
theoretically result in a reduction in time delay td.  However, time delay measurements on 
a 127-stage ring oscillator reveal no improvement in circuitry speed at all.  The time delay 
in both cases is about 26 ps. 
 
This could be attributed to the fact that the increase in drive current is 
compensated by the increase in loading parasitic capacitance C which comprises of 
several components, including source / drain junction capacitance and overlap 
capacitances.  Figure 3.10 illustrates the gate to source / drain overlap capacitance COV 
measurements as a function of the applied bias for both control and strained Si devices.  
 








 Strained nMOSFET with 20% Ge















Applied Bias Voltage (V)
 
 
Figure 3.10 : Comparison of overlap capacitance COV between control and strained nMOSFETs. With 
increasing Ge % in the relaxed SiGe layer, overlap capacitances increases. 
 42
From measurements (Figure 3.10), the overlap capacitance COV increases with Ge 
concentration in the relaxed SiGe layer.  This can be explained by the enhanced lateral 
diffusion of the SDE region in strained Si / relaxed SiGe nMOSFETs.  In addition, an 
increase in misfit dislocations, threading from the source to the drain, also increases the 
number of paths that aid the lateral diffusion of SDE dopants into the channel region 
beneath the gate.  With an increase in overlap capacitance, the increase in drive current 
might have been compensated by this increase in loading capacitance, attributing to the 
only slight or no improvement in the time delay td.   
 
3.4 Summary 
In summary, global strained Si / relaxed SiGe CMOSFETs have been fabricated.  
No drain current IDS enhancement can be observed in the strained pMOSFETs.  While 
enhancement in IDS is demonstrated in the strained nMOSFETs, the leakage current Ioff is 
also much higher than that in the control devices due to lowering of the threshold voltage.  
Degradation in sub-threshold characteristics is also found in the strained nMOSFETs.  
Therefore, HALO pocket implant optimization might be required in order to improve the 
sub-threshold and electrical characteristics of MOSFET devices fabricated using strained 
Si / relaxed SiGe substrates.  However, there are still issues like the misfit dislocations and 
self-heating effects which can pose serious problems in the implementation of devices on 
strained Si / relaxed SiGe substrates.  In addition, thermal budget of the entire process 
flow had to be kept to a minimum as out-diffusion of Ge from the relaxed SiGe layer to 
the Si-SiO2 gate dielectric interface can result in interface trapped charges.  In the 
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following chapters, a more cost effective and manufacturable approach to induce 
beneficial strain in n and pMOSFETs will be discussed extensively.  But prior to that, 
some material characterization techniques to help characterize strained Si MOSFET 
structures will be discussed in the following chapters. 
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 CHAPTER 4 




 Recently, channel strain engineering has been aggressively explored for 
enhancement in transistor performance.  One attractive approach to enhance carrier 
mobility and transistor drive current makes use of strain-induced effects.  It has been 
shown that hole mobility is considerably enhanced in a pMOSFET employing silicon-
germanium (SiGe) stressors in the source and drain (S/D) regions [17].  Therefore, in 
order to better understand how stresses occur, in how far they are harmful or beneficial for 
the devices and how to control them, it is mandatory to characterize the structure of such 
strained MOSFET devices.   
 
First and foremost, one main priority is the characterization of the strains in these 
devices experimentally or through modeling, such that this information can be taken into 
account during the design phase.  At present, there are various techniques to provide 
information on strain in Si - the convergent beam electron diffraction (CBED) method of 
transmission electron microscopy (TEM), x-ray micro-diffraction (XRD) and micro-
raman spectroscopy. These three techniques each have their pros and cons.  Raman 
spectroscopy is the easiest to apply, but has limited spatial resolution.  The x-ray micro-
diffraction resolution is better, but at this moment only in one direction.  The Raman 
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 spectroscopy suffers from the fact that it measures a weighted value of stress with depth.  
X-rays can distinguish between different strain values at different depths, but careful data 
analysis must be carried out to obtain a complete strain profile.  X-ray micro-diffraction 
also required large blanket size samples (at least hundreds of microns) for characterization.  
CBED has the best resolution and can be applied on thin cross-sectional samples with 
uniform strain along the depth.  It also offers nanometer resolution and the capability to 
produce a 2-dimensional strain profile.  But this technique is tedious and requires rigorous 
analysis of the HOLZ lines [36], [37].  In this chapter, we propose an alternative technique 
to characterize strains in the Si channel of MOSFET structures by analysis of the cross-
sectional high resolution TEM (HRTEM) image at the channel region.  This technique 
allows a 2-directional strain profile mapping of the structure and has a resolution 
comparable to that of the CBED technique.  In order to describe and demonstrate the 
feasibility of this strain characterization technique, dummy MOSFET structures 
employing SiGe S/D stressors have been fabricated.  In addition, as lateral tensile strain 
εxx and vertical compressive strain εzz would improve the electron mobility [26], [27] in 
nMOSFETs, a novel nMOSFET structure comprising a Si channel sandwiched between 
silicon-carbon (SiC) S/D stressors is proposed and fabricated for the first time to elucidate 
the channel strain distribution before its implementation at device level.  The extracted 
strain profiles are then verified using finite element stress simulation results. 
 
Apart from strain characterization, extraction of the Ge content in the S/D regions 
in the transistor structure is also essential to provide more information on strain induced in 
the channel.  Energy dispersive x-ray spectroscopy (EDS), a technique used to extract 
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 information on the quantitative content of specific regions on the cross TEM sample will 
be discussed.   
 
4.2 Strain Analysis of MOSFET Structures with S/D Stressors 
4.2.1 Strained MOSFET Structure Fabrication 
 For demonstration of this strain characterization technique, dummy MOSFET 
structures with SiGe and SiC S/D stressors are fabricated.  Dummy MOSFET structures 
were used in place of actual MOSFET device in order to reduce the process time.  Bulk Si 
substrates with (001) surface orientation were employed in this experiment.  Gate pattern 
with a minimum feature size of 35 nm was formed on the substrates using 248 nm 
wavelength lithography and photoresist trimming techniques.  The source-to-drain 
direction is along a [110] crystal direction.  A 40 nm deep Si recess was etched in the S/D 
regions using dry plasma etch.  The process was tuned so that the sidewall profile of the 
recess was tapered.  Dilute HF solution was used for removal of any native oxide in the 
recessed regions prior to epitaxial growth in an ultra high vacuum chemical vapor 
deposition (UHVCVD) chamber.  For growing SiC in the S/D recess regions, disilane 
(Si2H6) and dilute monomethylsilane (SiH3CH3) precursor gases were used.  Chlorine (Cl2) 
was intermittently introduced to achieve selective epitaxial growth.  A low growth 
temperature (~600°C) was employed to avoid carbon precipitation.  The mole fraction of 
carbon incorporated in the SiC stressor is 1%.  Si0.99C0.01 has a lattice constant ~0.6% 
smaller than that of Si.  On another wafer, selective epitaxy of Si0.75Ge0.25 in the S/D 
regions was performed at 600°C using Si2H6, GeH4, and Cl2 gases.  Si0.75Ge0.25  has a 
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 lattice constant ~1% larger than that of Si.  Figure 4.1 illustrates a schematic of the 
transistor structures while Figure 4.2 shows the cross-sectional TEM image of the 
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Figure 4.1 : Schematic of transistor structures with epitaxially grown SiGe or SiC in the source/drain regions 
to form source/drain (S/D) stressors. 
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Si0.75Ge0.25
Dummy Gate 
Pitch = 240nm 
Figure 4.2 : Cross-sectional transmission electron microscopy (TEM) image of a structure with (a) 
Si0.75Ge0.25 S/D stressors and (b) Si0.99C0.01 S/D stressors.  The gate electrode has a feature size of 35 nm and 
the pitch of the gate array pattern is 240 nm. 
 
4.2.2 Strain Characterization  
 Figure 4.3 shows a high magnification view of the Si0.75Ge0.25 stressor and the 
strained Si channel depicted in Figure 4.2 (a).  A 3 nm × 3 nm image or region of interest, 
as indicated by the solid square in Figure 4.3, was selected for Fast Fourier Transform 
(FFT) analysis to produce the diffractogram in Figure 4.4 (a).  The bright spot at the 
center O of the diffractogram corresponds to the DC component of the image intensity in 
the 3 nm × 3 nm region.  High spatial frequency components appear away from O, and 
each spatial frequency peak corresponds to a periodicity found in the selected image.   The 
separation d between O and a spatial frequency peak is directly proportional to the 
reciprocal of the atomic spacing a in the direction from O to the peak, i.e. d = 2π/a.  The 
(002) and (220) reflections, as selected by a filtering process [Figure 4.4 (b) and (c)], 
contain information on the vertical atomic spacing az (in the [001] direction) and the 





35 nm Si Si 
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 intensity profile of the filtered (002) peaks.  Examination of the intensity profiles of 
Figure 4.4 (b) and (c) obtained az and ax, the local lattice parameters for the region of 
interest.  The above analysis was repeated for an array of 3 nm × 3 nm regions throughout 
the HRTEM image to obtain ax and az as a function of (x, z).  To calculate the percentage 
change in the lattice constants or the strain components for an arbitrary location (x, z), we 
employ εxx = (ax – ax,ref)/ax,ref and εzz = (az – az,ref)/az,ref, where ax,ref and az,ref are the atomic 
spacings in a reference region that is not strained.  A region in the HRTEM image where 
the ratio az/ax corresponds to az/ax of Si (√2) was chosen as the reference region.  Strain 
distorts the crystal lattice and causes this ratio to deviate from √2.  In Figure 4.3, the 





















Figure 4.3 : A high magnification HRTEM image of a transistor structure with Si0.75Ge0.25 stressors in the 
source/drain region.  The region enclosed by the dashed line features a SiGe material which was 
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Figure 4.5 : The distribution of strain components in a transistor structure with Si0.75Ge0.25 stressors in the 
source/drain regions.  (a) Large lateral compressive strain is observed near the heterojunction and directly 
beneath the Si surface.  (b) The Si lattice is stretched in the vertical direction, and a vertical tensile strain is 
induced. 
  
 Next, the same strain analysis technique as described above is being applied onto 
the MOSFET structures with Si0.99C0.01 S/D.  The lattice mismatch at the sidewall 
heterojunction between the Si channel (having a larger lattice constant in the relaxed state) 
and Si0.99C0.01  S/D (having a smaller lattice constant in the relaxed state) gives rise to a 
vertical compressive strain which in turn leads to a lateral tensile strain in the Si channel.  
Figure 4.6 (a) shows the resulting spatial distribution of the lateral strain εxx in the Si 
channel of the fabricated structure with Si0.99C0.01  S/D.   
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Figure 4.6 : The distribution of (a) the lateral strain component and (b) the vertical strain component in a 
transistor structure with Si0.99C0.01 source/drain stressors.  A relatively large lateral tensile strain εxx was 
induced in Si near the Si-Si0.99C0.01 heterojunction.  The magnitude of the lateral tensile strain decreases with 
increasing z.  The Si0.99C0.01 lattice also interacts with the Si lattice to induce a vertical compressive strain in 
the Si channel. 
 
The magnitude of εxx is the largest in the vicinity of the stressor, and decreases with 
increasing depth.  εxx also decreases towards the middle of the Si channel.  Si0.99C0.01 has a 
smaller lattice constant than Si, leading to a vertical compression of the Si lattice adjacent 
to the Si0.99C0.01 stressor.  Figure 4.6 (b) clearly shows this vertical compression in the Si 
channel region.  The magnitude of εzz decreases with increasing depth in the Si substrate 
as expected.  A finite element study using the ANSYS simulation tool was independently 
performed to investigate the distribution of strain components in MOSFET structures with 
SiC S/D regions [Figure 4.7 (a), (b) and (c)] and the results are found to be in good 
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Figure 4.7 : Distribution of the simulated lateral strain component εxx (in %) in the Si channel and 
Si0.987C0.013 S/D regions, using a finite element method for gate length of (a) 30 nm and (b) 50 nm.  In this 
simulation, a recess depth of 20 nm was used.  The horizontal distance from the Si0.987C0.013−strained-Si 
heterojunction at the Si surface is denoted by x while the vertical distance from the Si surface is denoted by 
y.   
 
4.3 Energy Dispersive X-Ray Spectroscopy (EDS) Analysis  
 In MOSFET structures with SiGe S/D regions, it would be of interest to know the 
Ge content in the S/D regions for an indirect inference to the strain induced in the channel 
and correlation to the electrical data of the device.  Energy Dispersive X-Ray 
Spectroscopy (EDS) [39] can also be applied to the TEM samples that are being prepared 
for strain analysis described in the previous section of this chapter.  In particular, this 
technique would be extremely useful for the analysis of condensed SiGe S/D regions in a 
novel pMOSFET device that will be discussed in one of the subsequent chapters.  A 
simple illustration of the concept of EDS is shown in Figure 4.8.  An electron beam, when 
focused on a sample generates characteristic x-rays with energy unique to the ionized 
atom.  The x-rays are then collected by a detector which generates charge pulses 
proportional to the each specific x-ray energy, generating a spectrum which shows the 
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 elemental make-up of the sample.  The beam can be focused into very small beam size, 
down to 5 nm.  Therefore, this technique can be used to detect the elemental make-up at 
different location of the cross TEM sample of the MOSFET structure.  Figure 4.9 shows 
an example of a TEM image revealing the Ge content (within an accuracy of 2% to 3%) in 
the SiGe S/D regions. 
 
Figure 4.8 : A simple schematic illustrating how EDS in a TEM system works.  X-rays generated by the 
interaction of the incident electrons with the sample are collected by the detector which feeds the signal to a 




Figure 4.9 : An example of a TEM image which illustrates the elemental composition of the TEM sample.  
 
4.4 Summary  
 In summary, a new technique to characterize strain in MOSFET structures with 
S/D stressors via analysis of HRTEM images is proposed.  Both experimental and 
simulated results are found to be in good agreement.  In addition, a novel structure with 
SiC S/D is fabricated to show the presence of lateral tensile strain and vertical 
compressive strain in the Si channel, making it a viable option for enhanced device 
performance in nMOSFETs for future technology nodes.  The TEM EDS system has also 
been discussed briefly. This technique is suitable for characterization of strained 
MOSFET structures with SiGe S/D regions due to its capability of obtaining the elemental 
composition at different locations of a MOSFET structure with excellent resolution down 
to 5 nm. 
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CHAPTER 5 
Strained nMOSFETs using SiC S/D Regions 
 
5.1 Strained nMOSFETs with SiC S/D on Bulk Substrate 
5.1.1 Background 
 Scaling of the metal-oxide-semiconductor field-effect transistor (MOSFET) has 
led to significant improvement in speed performance and integrated circuit density.  In 
addition to device scaling, further improvement in transistor speed performance is 
achievable by enhancing the carrier transport properties.  The carrier mobility in silicon 
(Si) can be improved by strain-induced modification of the electronic band structure [40], 
leading to significant drive current enhancement [9] – [11], [41].  Furthermore, high 
carrier mobility opens up the possibility of near-ballistic operation in aggressively scaled 
transistors.  Carriers under ballistic transport encounter no scattering in the channel, and 
the transistor drive current IDsat is determined by the source injection velocity vinj [42], 
[43].  Therefore, increasing vinj through strain induced band engineering will also be 
important for maximizing the performance of the ballistic MOSFET [44].   
 
 
In nMOSFETs, one way to enhance the electron mobility is to use a biaxial tensile 
strained-Si channel formed on a relaxed silicon-germanium (SiGe) layer [9]-[11], [41], 
[45]-[47].  However, high defect density and self-heating effects are associated with the 
strained-Si/SiGe substrate, and the approach has limited manufacturability due to a narrow 
process window [11], [46].  A more cost-effective and manufacturable approach to 
 57
improve electron mobility is to employ a high-stress silicon nitride (SiN) etch-stop-layer 
(ESL) which mechanically couples uniaxial tensile stress to the transistor channel region 
[15]-[17], [48].  Yet another approach to introduce uniaxial tensile strain in the Si channel 
is through the integration of a source and drain (S/D) material with a smaller lattice 
constant than Si [Fig. 1(a)].  A candidate material is silicon-carbon (Si1-yCy or SiC), where 
the substitutional carbon is introduced in Si to result in a substantial reduction in the 
lattice constant compared to Si, as discussed in chapter 4.  SiC S/D can be easily 
integrated in nMOSFETs in a CMOS process, similar to the integration of SiGe S/D in 
pMOSFETs [Fig. 1(b)] [17], [48], [49].   
 
In this first part of the chapter, we report the concept and demonstration of a novel 
nMOSFET with silicon-carbon (Si0.987C0.013) S/D stressors for enhancing the drive current 
performance on bulk Si substrate.  Due to the uniaxial tensile strain induced in the channel, 
electron mobility is enhanced.  In addition, the novel device structure has several 
advantages over existing strained Si nMOSFET structures.  First, the conduction band 
offset ∆Ec at the SiC–strained-Si heterojunction at the source end of the transistor could 
also provide for enhanced source injection velocity vinj, which plays a vital role for carrier 
transport in the quasi-ballistic regime.  Second, due to the raised S/D structure used, the 
series resistance could be reduced.   
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Figure 5.1 : (a) Schematic diagram of a proposed nMOSFET structure with selective epitaxially grown SiC 
in the source/drain (S/D) regions.  The inset illustrates a magnified Si channel and SiC S/D sidewall 
heterojunction which induces a vertical compressive strain component, leading to a lateral tensile strain in 
the channel of the nMOSFET due to smaller lattice constant of SiC with respect to Si. (b) pMOSFET 
structure with selective epitaxially grown Si1-xGex in the source/drain.  Due to larger lattice constant of Si1-
xGex, a compressive strain is induced in the channel of the pMOSFET.   
 
5.1.2 Device Fabrication 
nMOSFETs with Si0.987C0.013 S/D regions were fabricated using a single mask 
process [50].  The nMOSFET devices were fabricated on bulk Si substrate with (100) 
surface orientation.  Threshold voltage Vt adjust and well implants were performed prior 
to atomic-layer deposition of HfAlO gate dielectric and sputter deposition of TaN metal 
gate.  The equivalent SiO2 thickness of the HfAlO gate dielectric is 3 nm.  Silicon oxide 
was deposited on the TaN film as a hardmask.  Gate patterning employed optical 
lithography and photo-resist trimming to reliably obtain gate lengths LG down to 50 nm.  
After gate etch, a thin silicon oxynitride spacer was formed by plasma-enhanced chemical 
vapor deposition.  This was followed by a Si recess etch of ~40 nm and a selective 
epitaxial growth of SiC in the S/D regions.  Source and drain implantation and annealing 













SiC/Si heterojunction.  As a result, the ∆Ec at the SiC-strained-Si heterojunction at the 
source end of the transistor could provide for enhanced source injection velocity vinj [44].  
 
The epitaxial growth of SiC faces limitation in total incorporation of all the carbon 
into substitutional sites.  We define a carbon substitutional efficiency factor η, also known 
as substitutionality, as the fraction of total carbon concentration incorporated in 




C=η       (5.1) 
where CTotal is the total carbon concentration in the silicon and CSub is the concentration of 
carbon in substitutional sites.   
 
From Figure 5.2, it can be seen that η decreases with increasing total incorporated 
carbon CTotal.  The total carbon incorporated, CTotal, is determined by SIMS analysis while 
the atomic percentage of substitutional carbon, CSub is determined by XRD analysis.  
Substantial incorporation of substitutional carbon can give rise to larger induced strain in 
the transistor channel.  By employing 1.3% substitutional carbon a lattice mismatch of 
0.56% can be achieved [51], which can lead to substantial enhancement in drive current.  
Higher substitutional carbon % can be achieved by increasing the total carbon 
concentration CTotal.  However, this will also lead to an increase in interstitial carbon 
concentration, which could pose problems like higher interface traps at the gate dielectric 
[52]-[54].     
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Figure 5.2 : Ratio of amount of carbon in substitutional sites CSub to the total amount of carbon incorporated 
CTotal, denoted by η (substitutional efficiency factor or substitutionality) plotted against CTotal.  η decreases 
with CTotal, implying the limitations of introducing high carbon %. Results are benchmarked with previous 
work on SiC epitaxy [55]. 
 
 
On the control wafer, the Si recess etch and selective epitaxy steps were not 
performed.  The S/D implant conditions for the devices were such that similar junction 
depths were obtained, as estimated using TSUPREM IV process simulation so that series 













5.1.3 Electrical Characterization 
A. I-V Characteristics 
Figure 5.3 (a) shows the cross sectional TEM image of a 50 nm gate length 
nMOSFET with Si0.987C0.013 S/D regions.  One benefit of using SiC in the S/D regions is 
the enhanced electron mobility as a result of the lateral tensile strain and vertical 
compressive strain induced in the Si channel.  Another benefit arises from the presence of 
a band offset ∆Ec at the heterojunction between the SiC source and the strained-Si 
channel.  Strain results in an energy splitting in the conduction band of Si, leading to an 
energy band diagram as schematically illustrated in Figure 5.3 (b).  This band offset (~65 
meV [56]) could enable injection of electrons with additional energy ∆Ec, or at a higher 
velocity as explained by T. Mizuno et al. [44].    Both the enhanced electron mobility and 
increased injection velocity will result in a higher drive current for nMOSFETs.  Figure 
5.4 (a) plots the IDS-VDS characteristics of a 50 nm gate length control nMOSFET (open 
symbols) and strained nMOSFET with Si0.987C0.013 S/D regions (solid symbols).  A 50% 
enhancement in drive current can be observed at a gate over-drive (VGS - Vt) of 1.0 V and 
VDS = 1.5V.  Extraction of series resistance for both devices was performed and shown in 
the inset of Figure 5.4 (a).  At high gate-overdrive, the channel resistance is assumed to be 
negligible, the overall source-to-drain resistance is mainly contributed by resistance at the 
source and drain side [60].  Comparable series resistance values were obtained.  Figure 5.4 
(b) explores the dependence of the drain current IDS enhancement on gate over-drive and 
drain bias VDS for the devices considered in Figure 5.3 (a).  For a given gate over-drive, 
the IDS enhancement increases with increasing VDS.  This is consistent with heterojunction 
barrier lowering with increasing VDS, leading to enhanced carrier injection from the source 
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[44].  It is also observed that increasing gate over-drive, (VGS - Vt) results in a decrease in 
the IDsat enhancement, which is in good agreement with Figure 5.5 (a) where mobility 
enhancement reduces with increasing effective vertical field.  The mobility is estimated 
using the linear drive current equation at low VDS of 0.1V, DStGoxeffDS VVVL
WCI )( −= µ , 
where the oxide capacitance Cox was calculated assuming an EOT of 3 nm.  
 





























Figure 5.3 : (a) Cross sectional TEM image of a 50 nm gate length nMOSFET with Si0.987C0.013 S/D.  The 
spacers and a hardmask that covered the metal gate during the selective epitaxy of Si0.987C0.013 were removed.  
(b) Conduction band profile from the source to the drain, illustrating enhanced electron injection velocity 
from the source into the strained-Si channel. 
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Drain Voltage VDS (V)  
(a) (b) 
Figure 5.4 : (a) Output characteristics of 50 nm gate length nMOSFET with Si0.987C0.013 S/D regions, 
demonstrating 50% drive current IDsat enhancement at a gate over-drive (VGS - Vt) of 1.0 V.  Inset shows 
comparable extracted series resistance, attributing the majority of the drive current enhancement to strain 
effects.  (b) Drain current IDS enhancement factor as a function of drain bias VDS and gate overdrive (VGS – 
Vt ).  IDS enhancement increases with higher drain bias and decreases with increasing gate over-drive. 
 
Figure 5.5 (b) plots the drive current IDsat as a function of LG, showing that nMOSFETs 
with Si0.987C0.013 S/D have larger IDsat enhancements at smaller LG.  This is attributed to the 
increase in the average strain level in the Si channel with a reduction in the spacing 
between the SiC S/D stressors, leading to increased mobility and also a larger ∆Ec.  
Therefore, IDsat enhancement due to strain effects and high electron injection velocity is 


































































Figure 5.5 : (a) The extracted electron mobility shows 100% enhancement at low effective vertical field 
regime but decreases at higher effective field.  The mobility is extracted using the linear drain current 
equation at low VDS = 0.1 V.  (b) Drive current IDsat as a function of LG, as obtained from the fabricated 
devices, showing increasing IDsat enhancement with decreasing LG.   
 
 A 40% enhancement in maximum transconductance is observed over the control 
devices in Figure 5.6 (a).  The Gm-LG plot (Figure 5.6 (b)) reveals the continual 
improvement in transconductance with decreasing LG down to 50 nm.  IDS-VGS 
characteristics are compared in Figure 5.7 (a).  The inset in Figure 5.7 (a) plots the 
subthreshold swing as a function of the gate length in both SiC S/D and control 
nMOSFETs, showing a slightly higher subthreshold swing for the strained devices.  At the 
minimum gate length of 50 nm, the transistor with SiC S/D regions has a slightly larger 
DIBL (0.245 V/V) compared to the control nMOSFET (0.176 V/V), possibly due to 




 The slightly higher Vt of the transistor with SiC S/D could be attributed to the 
successful formation of the SiC–strained-Si heterojunction outside the n+ source region 
[44].  Figure 5.7 (b) shows the C-V characteristics of the devices, which indicates the 
elimination of gate depletion effects through the use of TaN metal gate.  Gate leakage 
current density for both devices are comparable and less than 1×10-4 A/cm2 at a gate 
overdrive of 1V..   
 


















































Gate Length LG (µm)  
 
(a) (b) 
Figure 5.6 : (a) Transconductance Gm versus gate over-drive, VGS – Vt, for uniaxial tensile strained 
nMOSFET.  A 40% enhancement in Gm is observed over the control device.  (b) Transconductance Gmmax as 
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(a) (b)  
Figure 5.7 : (a) IDS-VGS characteristics of both strained and control device.  The inset plots the subthreshold 
swing versus physical gate length LG of both strained and control devices. (b) C-V characteristics showing 
the elimination of gate depletion effects by the use of metal gate electrode.    
 
B. P-N Junction Characteristics  
 P-N junction diodes structures with pad size of 100 µm by 100 µm were fabricated 
to investigate the N+ source/drain to P- substrate diode junction characteristics.  The 
target junction depth obtained from simulation is about 120 nm from the surface of the 
S/D regions.  Therefore, the N+/P- junction depth is close to the SiC/Si heterojunction and 
any defects near the heterojunction could result in higher junction leakage.  Figure 5.8 (a) 
plots the junction leakage of both SiC S/D and control nMOSFETs over a range of applied 
voltage bias.  Comparable leakage values were obtained.  Figure 5.8 (b) depicts the 
junction leakage current under a reverse bias condition of 1.5V with temperature 
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dependence between the range of 300K to 490K.  Comparable temperature dependence of 
junction leakage current of SiC S/D and control nMOSFETs indicates similar junction 
leakage mechanisms.  Junction capacitance measurements of both devices are shown in 
Figure 5.9.  Comparable junction capacitance eliminates the possibility of reduction in 
circuit speed benefits from the increased current drive. 
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Figure 5.8 : (a) Comparable N+ diode junction leakage measurement at different voltage bias for both 
control and nMOSFET with SiC S/D.  (b) Temperature dependence of junction leakage currents for both 
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Figure 5.9 : Comparable junction capacitance between control and nMOSFETs with SiC S/D indicate full 
speed benefit feasibility from IDsat enhancement. 
 
 
5.2 Strained nMOSFETs with SiC S/D on SOI Substrate 
5.2.1 Background 
 In the earlier section, it has been demonstrated that the use of SiC in the S/D 
regions can be one effective way to induce beneficial strain in the Si channel to help 
improve the drive current of nMOSFETs on bulk Si substrates.  On the other hand, 
silicon-on-insulator (SOI) substrates can help to further improve the device performance 
by reducing parasitic junction capacitance, improve short channel effects and prevent 
latch-up.  In this section, we report the introduction of uniaxial tensile strain in thin body 
Silicon-on-Insulator (SOI) nMOSFETs by employing silicon-carbon (SiC or Si1-yCy) S/D 
regions.  The Si1-yCy material incorporates a low carbon mole fraction y (~0.01), but the 
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lattice mismatch between Si and Si1-yCy is substantial.  Due to this lattice mismatch, the 
SiC S/D regions act as stressors to induce a lateral tensile strain component εxx and a 
vertical compressive strain component εzz in the adjacent Si channel region.  This leads to 
significant electron mobility and drive current enhancement. 
 
5.2.2 Device Fabrication 
 Figure 5.10 shows the cross-section of transistor structures investigated in this 
work.  The process sequence for device fabrication is depicted in Figure 5.11.  8-inch SOI 
substrates were used.  Active regions were defined using a LOCOS isolation process.  
Threshold voltage Vt adjust and well implants were performed prior to atomic-layer 
deposition of HfAlO gate dielectric and sputter deposition of TaN metal gate.  248 nm 
optical lithography and photo-resist trimming were employed for gate patterning to 
reliably obtain sub-100 nm feature sizes.  After metal gate etch, S/D extension (SDE) 
implant was done.  This was followed by liner oxide deposition and SiN spacer formation.  
On one wafer, a Si recess etch of ~20 nm was performed followed by a selective epitaxial 
growth of undoped Si1-yCy in the S/D regions using an Anelva UHV- CVD system.  The 
carbon mole fraction y incorporated in the Si1-yCy is 0.01.  The resulting device, as 
illustrated in Figure 5.10 (b), comprises a SiC epitaxial layer that extends to a depth d 
below the gate dielectric interface.  On another wafer, Si1-yCy was selectively grown on 
unrecessed S/D regions [Figure 5.10 (c)].    The SiC S/D regions are raised on both wafers.  
Figure 5.10 (d) shows a SEM picture of the raised SiC S/D regions.  On the control wafer, 
Si recess etch and selective epitaxy steps were not performed.  All wafers underwent S/D 
ion implantation (As+) and dopant activation using rapid thermal annealing at 950°C for 
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30 s.  The S/D implant conditions for the control and strained-channel transistors were 
such that the dopant profiles in the S/D regions are similar, as estimated using TSUPREM 
process simulation. 
 
(a) Control (b) Epitaxial SiC formed on  







(c) Epitaxial SiC formed on  (d) SEM Picture of SiC S/D








Figure 5.10 : Cross sections of (a) control SOI nMOSFET, and SOI nMOSFETs with silicon-carbon Si1-yCy 
epitaxial layer formed on (b) recessed and (c) unrecessed source/drain (S/D) regions.  (d) Picture of a SOI 
nMOSFET with raised Si0.99C0.01 S/D regions, as obtained using Scanning Electron Microscopy (SEM).  A 
SiON hardmask caps the TaN gate during the selective epitaxy process.  Good Si0.99C0.01 epitaxial growth 
selectivity is demonstrated.   
 
LOCOS Formation 
   
P-well and Vt  Adjust Implant 
High-κ Dielectric (HfAlO) Deposition 
TaN Metal and Hardmask Deposition  
Gate Patterning and Photoresist Trimming 
SDE Implant and Spacer Formation 
Si1-yCy Selective Epitaxy
S/D Implant and RTA at 950°C, 30s 
PECVD SiO2 Deposition and Metallization 
Figure 5.11 : Process sequence employed in the fabrication of SiC S/D transistors. TaN metal gate is used to 
eliminate the polysilicon gate depletion effect 
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A cross-section TEM image of a fabricated SOI nMOSFET with raised SiC S/D 
regions
high-k gate dielectric, and Si0.99C0.01 S/D regi
, TaN metal gate, and high-permittivity HfAlO gate dielectric is shown in Figure 
5.12 (a).  High-resolution TEM image [Figure 5.12 (b)] clearly shows pseudomorphic 
epitaxial growth of SiC on Si.  Fast Fourier transform (FFT) diffractogram reveals good 
crystalline quality of SiC region after the S/D implant and dopants activation [Figure 5.12 
(b) inset].  Figure 5.13 plots the high resolution XRD spectra which shows the successful 
formation of SiC film with 1% substitutional carbon concentration.  (004) and (224) 
reciprocal space maps reveal perfect alignment of SiC and Si intensity peaks, illustrating 
lattice alignment along the heterojunction as a result of the pseudomorphic epitaxial 










Figure 5.12 : (a) Transmission electron microscopy (TEM) image of SOI transistor featuring TaN metal gate, 
ons.  (b) High-resolution TEM image and Fast Fourier 
transform (FFT) diffractograms, revealing the excellent crystalline quality of the Si0.99C0.01 region after S/D 
implant and dopant activation at 950°C for 30 s.   
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Figure 5.14 : (004) and (224) reciprocal space






 Si peaSiC peak(004) maps show perfect al
73(224) 
ignment between the SiC and Si peaks, 
5.2.3 Electrical Characterization 
A. IDsat Dependence on Gate Length LG and Device Width W 
 The IDS-VDS characteristics of a control SOI transistor and SOI transistor with SiC 
S/D regions are compared in Figure 5.15 (a).  A 25% enhancement in drain current IDS 
over a control device at a gate over-drive (VG - Vt) of 1.0 V is achieved for a 90 nm gate 
length nMOSFET with raised SiC regions formed on recessed S/D (d = 20 nm).  IDsat 
enhancement is higher when the SiC is formed on recessed S/D regions than on 
unrecessed S/D regions (Figure 5.15 (a) and (b)).  This could be attributed to the enhanced 
strain effects due to the closer proximity of the SiC S/D regions to the Si channel.    
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(a) (b)  
Figure 5.15 : (a) IDS-VDS characteristics for 90 nm gate length nMOSFET with SiC selectively grown on 
recessed S/D regions.  Drive current IDsat enhancement of 25% is observed (b) nMOSFET with SiC S/D 
formed on unrecessed regions shows larger IDsat as compared to the control transistor. 
 
Figure 5.16 (a) shows the IDS-VGS characteristics of both control and SiC S/D devices.  It is 
noted that arsenic diffusion during the dopant activation process is enhanced in SiC [57], 
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and this results in a slightly larger DIBL in transistors with SiC stressors formed on 
recessed S/D regions [Figure 5.16 (a)].  The transconductance Gm of SiC S/D transistor is 
~21% higher than a control transistor [Figure 5.16 (b)].  The IDsat-LG plot [Figure 5.17 (a)] 
shows continual improvement in IDsat with decreasing LG down to 70 nm.  The measured 
IDsat enhancement improves with increasing device width [Figure 5.17 (b)].  This can be 
due to the larger volume of SiC S/D stressors for straining the Si channel when the device 
width is increased. 
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Figure 5.16 : (a) The IDS-VGS characteristics of a 90 nm gate length SiC S/D nMOSFET shows higher linear 
and saturation drive current over the control SOI transistor.  (b) Transconductance Gm of SiC S/D 
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Figure 5.17 : (a) Drive current IDsat enhancement increases with decreasing gate length LG. Raised SiC 
formed on recessed S/D regions shows a higher IDsat improvement.  (b) Increasing device width W leads to a 
higher drain current enhancement. 
 
 
B. IDsat Dependence on Channel Orientation 
The dependence of IDsat on channel orientation is investigated next.  A plan view 
of a transistor with an arbitrary channel orientation on the (001) Si surface is outlined in 
Figure 5.18, where the channel orientation θ is taken with reference to the [110] direction.   
The IDsat of the unstrained control transistors is observed to be independent of the channel 
orientation [Figure 5.19 (a)].  On the other hand, the drive current of a uniaxial tensile 
strained nMOSFET is strongly dependent on the channel direction.  A nMOSFET with the 
[010] channel direction and with uniaxial tensile strain along the S-to-D direction has the 
highest IDsat enhancement over a control device with the same channel orientation [Figure 
5.19 (a)].   
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[010] 
Figure 5.18 : The plan view of a nMOSFET formed on a (001) surface with an arbitrary source-to-drain or 
channel orientation θ.  When θ = 0º, the channel orientation is along a [110] crystal direction. 
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                        (a)                                                       (b) 
 
 
Figure 5.19 :  (a) While the IDsat of the control nMOSFET is independent of channel orientation, a uniaxial 
strained nMOSFET with SiC S/D has the highest IDsat when its channel direction is oriented along the [010] 
crystal direction.  (b)  Both IDsat and Gm improvement due to uniaxial tensile strain are the largest for the 









Figure 5.20 illustrates the effect of uniaxial tensile strain in the [110] and [010] directions 
on the conduction band valleys at the ∆ point.  Strain lifts the six-fold degeneracy at the 
conduction band by lowering the two-fold perpendicular valleys (∆2) with respect to the 
four-fold in-plane valleys (∆4). This results in preferential electron re-population in the 
lower energy ∆2 valleys where the in-plane transport mass is lower.  It is interesting to 
note that a uniaxial tensile strain along [010] channel direction leads to anisotropic 
electron population among the ∆4 valleys.  Additional electron population in two of the 
four ∆4 valleys results in smaller in-plane transport mass, and could lead to larger IDsat 
enhancement [27].  Figure 5.19 (b) depicts the percentage enhancement in the 
transconductance and drive current as a function of channel orientations.  Both Gm and 
IDsat enhancement are largest along the [010] channel direction. This is also in good 
qualitative agreement with reported piezoresistance coefficients for Si [51].  The 





ρ +≈∆        (5.1)  
where πl and πt are the longitudinal and transverse piezoresistance coefficients, 
respectively (Figure 5.21), and σl and σt are the longitudinal and transverse stress 
components, respectively.  For a given longitudinal tensile stress (positive σl), the largest 
reduction in resistance or largest enhancement of electron mobility is expected when the 
carrier conduction is in the [010] direction [Figure 5.21].   This is consistent with the 
experimental observation in Figure 5.19 (b). 
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Figure 5.20 : (a) Six-fold degenerate conduction band valleys in unstrained Si. (b) In strained Si with 
uniaxial tensile strain along [110], preferential electron population in valleys 5 and 6 (in gray, top and 
bottom left) occurs.  When uniaxial tensile strain is applied along [010] (bottom right), anisotropic 
population of ∆4 valleys could additionally lead to mobility enhancement [27]. 
 

















































Figure 5.21 : The longitudinal piezoresistance coefficient πl is the most negative in the [010] direction (or θ 
= 45°).  Applying a tensile longitudinal stress in the [010] direction will lead to the largest reduction in 
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C. Dual Stressors Effect on IDsat and Dependence on Channel Orientation 
Next, similar SOI nMOSFETs with SiC S/D are again fabricated.  But this time, an 
additional tensile stress SiN etch-stop-layer (ESL) was integrated together with SiC 
source/drain (S/D).  Recently, high-stress silicon nitride (SiN) ESL has been widely 
adopted to induce uniaxial tensile strain in nMOSFETs to boost electron mobility [15], 
[16].  In this section, we further report on the integration of both SiC source/drain (S/D) 
and tensile stress SiN ESL stressors to examine the strain effects of the dual stressors on 
drive current and its dependence on channel orientation.  A TEM image of the fabricated 
strained SOI nMOSFETs with SiC S/D and tensile stress ESL is as shown in Figure 5.22.   
 
    




Figure 5.22 : TEM image of a SOI nMOSFET with SiC S/D and tensile stress etch-stop-layer ESL. 
 
 Figure 5.23 shows the IDS-VDS characteristics of 50 nm gate length transistors with 
the [110] and [010] channel orientations.  For both orientations, the use of SiC S/D 
increases the IDsat significantly, and the addition of a tensile stress SiN ESL improves IDsat 
further.  A [110]-oriented nMOSFET with dual stressors demonstrates an IDsat 
enhancement of 46% at a gate over-drive of 1.0 V (Figure 5.24), compared with a control 
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device of the same orientation.  For the [010]-oriented n-MOSFET, SiC S/D and SiN ESL 
improves the IDsat by 55%.  
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Figure 5.23 : IDS-VDS characteristics of nMOSFETs with SiC S/D and tensile stress SiN ESL shows 55% 
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Figure 5.24 : Significant IDsat enhancement contributed by SiC S/D and SiN ESL, with highest improvement 
observed for [010]-oriented nMOSFETs. 
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Figure 5.25 summarizes the IDsat data for devices with 5 different channel 
orientations, including [110] (θ = 0°) and [010] (θ = 45°).  The IDsat enhancement due to 
the uniaxial tensile strain introduced by the SiC S/D or the SiN ESL is the largest for n-
MOSFETs with the [010] channel orientation (θ = 45°).  This is attributed to the 
anisotropic electron population at the ∆4 valley which results in smaller conductivity mass 
and thus higher mobility enhancement [27], [59].   Figure 5.26 shows the saturation 
transconductance Gm of strained and control devices.  For both [110] and [010] oriented 
transistors, the percentage maximum Gm enhancement is highest when dual stressors are 
employed (Figure 5.27).   
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Figure 5.25 : Drive current IDsat of SiC S/D device shows strong dependence on channel orientations, 
































Gate Overdrive VG-Vt (V)  
 








































Figure 5.27 : Strained devices oriented along [010] channel show higher maximum Gmsat enhancement than 
those oriented along [110] channel direction 
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Figure 5.28 plots the series resistance of control and SiC S/D devices extracted 
based on extrapolation of total resistance at high gate bias and low VDS of 50 mV (inset). 
With reference to the inset in Figure 5.28, at high gate-overdrive, the channel resistance is 
assumed to be negligible, with the overall source-to-drain resistance mainly contributed 
by resistance at the source and drain side.  It is observed that SiC S/D device shows a 10% 
reduction in series resistance Rseries due to the raised source/drain.  The slight reduction in 
Rseries accounts for ~2% IDsat enhancement observed in the strained nMOSFETs.  
Comparable gate leakage current densities were observed for all devices (Figure 5.29), 
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Figure 5.28 : Series resistance extraction at high gate bias shows 10% improvement in Rseries for strained 
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Figure 5.29 : Comparable gate leakage characteristics of both strained and control devices, showing no 





A novel strained-Si nMOSFET comprising SiC S/D regions was demonstrated.  
The strained device was first demonstrated on bulk Si substrate, featuring TaN metal gate 
with HfAlO high-k dielectric.  Through stress simulations and HRTEM analysis, we 
verified that the SiC regions act as stressors, giving rise to lateral tensile strain and vertical 
compressive strain in the channel to enhance electron mobility.  Significant enhancement 
in drive current was observed.  This could also be attributed to the SiC–strained-Si 
heterojunction which enables increased electron injection velocity at the source end. Both 
effects are expected to become more prominent with device scaling, making this device 
structure attractive for future high-speed ballistic transistors.  Selective epitaxial growth of 
SiC stressors enables source and drain regions to be raised, which reduces the series 
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resistance and further improve the drive current.  This novel strained nMOSFET with SiC 
S/D was next implemented on SOI substrate to the its desirable advantages like 
suppression of short channel effects, reduced junction capacitance, lower off-state 
leakages and elimination of latch-up.  In addition, the drive current of tensile strained SiC 
S/D nMOSFET shows dependence on device width and channel orientation.  Additional 
tensile ESL was then integrated to investigate the multiple-stressors effect on the electrical 
performance of these strained nMOSFETs with SiC S/D on SOI substrate.  The next 
chapter explores strained pMOSFETs with SiGe S/D on SOI substrate, complementary to 







Strained pMOSFETs with Ge Condensed S/D Regions 
 
6.1 Strained SOI pMOSFETs with Condensed SiGe S/D 
6.1.1 Background 
Strain-induced effects are being aggressively exploited for improving carrier 
mobility and transistor drive current IDsat in addition to device scaling [9]-[17], [41], [45] 
– [48].  In bulk pMOSFETs, SiGe S/D stressors induce uniaxial compressive strain in the 
Si channel and enhance hole mobility [17].  This approach employs the additional steps of 
a Si recess etch in the S/D regions, followed by a selective epitaxy of SiGe.  Strained SOI 
pMOSFETs with SiGe S/D were also reported [61].  Simulations indicate that embedding 
SiGe in the S/D regions leads to a larger compressive stress, showing that the S/D recess 
etch prior to SiGe S/D epitaxy is necessary (Figure 6.1).  However, as the SOI thickness is 
further scaled down, implementation of the SiGe S/D structure becomes more challenging 
due to difficulties in controlling the recess etch depth and in performing selective epitaxy 
on an ultra-thin Si layer.   
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Figure 6.1 : Stress simulation results using TAURUS process simulator.  The average lateral strain εxx 
(calculated from SiGe source-end to the centre of the transistor channel, and at a depth of 5 nm below the 
Si/SiO2 interface) as a function of SiGe embedded depth is plotted for various body thicknesses.  A higher 
average strain in the Si channel can be achieved with deeper SiGe embedded depth and thinner body 
thickness.  The inset shows the transistor structure adopted in the simulation. 
 
In this chapter, we report a new approach of fabricating uniaxial compressive-
strained pMOSFETs with SiGe S/D without the need for a recess etch.  SiGe is selectively 
grown on unrecessed S/D regions, and subject to local condensation [62] to drive Ge into 
the S/D regions (Figure 6.2).  The final device structure is shown in Figure 6.2 (c).  In 
addition, this technique could be used to increase the Ge content in the S/D regions.  This 
approach is promising for high-performance transistors, especially ultra-thin body SOI 
transistors, due to the elimination of a recess etch step and the ease of tunability of the Ge 






























Figure 6.2 : Schematic showing the formation of SiGe S/D stressors.  (a) After forming the gate stack and 
spacers in a conventional CMOS process, (b) SiGe is selectively grown on the S/D regions.  Oxidation or 
Germanium condensation is then performed to drive Ge into the S/D regions to give the final structure as 





6.1.2 Device Fabrication 
The device fabrication process is depicted in Figure 6.3.  After isolation and well 
formation, threshold voltage Vt adjust implant was performed.  This was followed by 
thermal oxidation to form 3 nm SiO2 gate dielectric and poly-Si gate deposition.  The gate 
stack was covered by a SiO2 hardmask.  Gate patterning employed 248 nm optical 
lithography and photo-resist trimming to reliably obtain sub-100 nm feature sizes.  After 
poly-Si gate etch, a 40 nm silicon oxynitride spacer was formed.  This was followed by a 
selective epitaxial growth (SEG) of Si0.7Ge0.3 on the S/D regions.  The Si0.7Ge0.3 S/D 
regions were subjected to dry oxidation at 950°C to drive Ge into the S/D regions.  Figure 
6.4 shows a cross-section TEM image of a MOSFET structure after Ge condensation.  On 
a control wafer, selective Si epitaxy was performed to slightly raise the source and drain 
regions to maintain the same device structure as the transistor with condensed SiGe S/D.  
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S/D implantation and dopant activation (RTA at 900°C for 150 s) were then performed on 
all devices.  SiO2 deposition, contact hole etch, and metallization were performed to 
complete the device fabrication. 
 
Formation of Isolation and Well 
    
Gate Stack Formation 
Photoresist Trimming and Gate Patterning 
LPCVD Oxynitride Spacer Formation  
Si1-xGex Selective Epitaxy 
Ge Condensation to Form Si1-xGex S/D 
S/D Implant and Anneal
PECVD SiO2 Deposition and Metallization 
Figure 6.3 : Device fabrication sequence, showing the insertion of a SiGe selective epitaxy step and a Ge 
condensation step in a standard process flow. 
  
    
Nitride 
Spacers 




Figure 6.4 : TEM image of a transistor structure after Ge condensation.  The Ge was driven into the S/D 




6.1.3 Electrical Characteristics 
Figure 6.5 (a) plots the IDS-VDS characteristics of the control and strained 
pMOSFETs with a gate length of 90 nm.  Significant drive current IDsat enhancement of 
about 37% is achieved in the strained transistor over a control device at a gate overdrive 
(VGS-Vt) of 1.0 V.  Figure 6.5 inset shows the IDS-VGS characteristics of both control and 
strained pMOSFET with SiGe S/D stressors.  Both control and strained devices exhibit 
comparable off-state leakage Ioff, DIBL, and subthreshold swing, showing no degradation 
in subthreshold characteristics with drive current enhancement.  The significant IDsat
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Figure 6.5 : IDS-VDS characteristics of strained pMOSFET with condensed SiGe S/D regions at a gate length 
of 90 nm, showing significant 37% drive current IDsat enhancement over the control pMOSFET.  Inset plots 
the subthreshold characteristics for a pair of closely-matched strained and control devices with comparable 




enhancement can be attributed to the lateral compressive strain induced in the transistor 
channel as a result of the lattice mismatch between the SiGe stressors and Si, thereby 
modifying the electronic band structures.  Uniaxial compressive strain lifts the degeneracy 
of the heavy hole (HH) and light hole (LH) sub-bands at the Γ point and increases the 
inter-band energy splitting, ∆E1-E2, (Figure 6.6),  contributing to the suppression of optical 
phonon scattering.   In addition, strain modifies the curvature of the topmost energy sub-
band and reduces the hole effective mass (Figure 6.6).  This in turn gives rise to 
significant enhancement in drive current IDsat as illustrated in Figure 6.5.  However, strain 



































 Es = 0.5 MV/cm
 Es = 1.5 MV/cm
 
Es = 1.5 MV/cm
(001) Surface 
Orientation





Figure 6.6 : Inter-band energy splitting increases with increasing strain εxx (open and closed circle symbols).  
Increasing uniaxial compressive strain εxx along the [110] channel direction reduces the hole effective mass 
in the same direction (square symbols).  The simulation results were obtained using k·p effective mass 
theory, employing a 6×6 Luttinger-Kohn Hamiltonian with strain terms included.  Hole quantization effects 
in the Si inversion layer of p-MOSFETs was modeled using a triangular well approximation.  The vertical 




of this current enhancement is attributed to the lower series resistance in the strained 
pMOSFETs.  This occurs, even with raised Si S/D for the control device, because of the 
better activation of boron atoms in the presence of Ge.  The inset in Figure 6.7 plots the 
RS-VGS characteristics of both devices at low VDS.  At high gate-overdrive, the channel 
resistance is assumed to be negligible, the overall source-to-drain resistance is mainly 
contributed by resistance at the source and drain side [60].  About 45% improvement in 
series resistance is observed for the strained device with condensed SiGe S/D regions.  
Upon correction of potential drop as a result of the series resistance, at the gate and the 
source-to-drain end, the enhancement in drive current IDsat can be obtained.  Figure 6.7 
explores the IDsat enhancement as a function of physical gate length LG before (solid 
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Figure 6.7 : Drive current IDsat as a function of LG, before (solid symbols) and after correction (open sybols) 
for series resistance Rs.  In both cases, IDsat enhancement increases with decreasing LG.  Improvement in Rs 
accounts for 13% in IDsat enhancement. 
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IDsat @ VGS-Vt = 1.0 V(µA/µm)  
Figure 6.8 : Ioff-Ion characteristics comparing the drive current performance of control and strained p-
MOSFET with condensed SiGe S/D regions, demonstrating 28% improvement in the on-state saturation 
current Ion at a fixed off-state leakage Ioff of 100 nA/µm. 
 
In both cases, current enhancement increases with smaller LG due to the increasing lateral, 
compressive strain induced in the Si channel as the SiGe S/D regions are being brought 
closer together [38].  The improvement in Rs for the strained pMOSFETs with condensed 
SiGe S/D stressors accounted for approximately 13% enhancement in drive current.   
Figure 6.8 plots the Ioff-Ion characteristics for the control pMOSFETs and strained 
pMOSFETs with condensed SiGe S/D regions after series resistance correction.  At a 
fixed off-state leakage Ioff of 100 nA/µm (measured at VDS = -1.0 V and VGS = VTsat - 0.2 V 
where VTsat is the saturation threshold voltage extracted at VGS = VDD), strained 
pMOSFETs show an enhanced saturation drive current Ion performance (measured at VDS 
= -1.0 V and VGS - VTsat = -1.0 V) of up to 28% as compared to the control transistors after 
correction for series resistance.  A 60% enhancement in maximum transconductance 
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Gmmax is observed at low VDS (Figure 6.9 (a)) and the Gmmax enhancement improves with 
decreasing LG (Figure 6.9 (b)).  This trend is in good agreement with Figure 6.7 where 
drive current IDsat also increases with decreasing gate length LG. 
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            (a)              (b) 
Figure 6.9 : (a) Comparison of transconductance Gm at the same gate overdrive illustrates an improvement 
of 60% (b) Maximum transconductance Gmmax as a function of gate length. Enhancement in Gm increases 











6.1.3 Material Characterization 
Structural analysis of a transistor structure with SiGe S/D formed by local 
condensation technique was performed.  Figure 6.10 (a) shows a high resolution TEM 
(HRTEM) image of the channel region near to the SiGe S/D stressor after condensation at 
950°C.  Strain effects were investigated by analyzing the diffractogram at specific 
locations in the image and comparing it with a reference location in the same image where 
the strain is assumed to be negligible.  Details of the strain analysis technique has been 
discussed earlier in chapter 4.  Figure 6.10 (b) shows the lateral compressive strain εxx in 
the Si channel.  The magnitude of εxx is the largest in the vicinity of the stressor, and 
decreases with increasing depth and towards the middle of the Si channel.   
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Auger analysis was also carried out on samples that went through different oxidation 
conditions.  The Ge depth profiles obtained from the various oxidation conditions are 
plotted in Figure 6.11.  It is observed that the Ge concentration in the S/D regions can be 
increased above the as-grown concentration level.  This highlights one of the key 
advantages of this approach, i.e. increasing the Ge concentration above the level achieved 
by epitaxy.   
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Figure 6.11 : Profile of Ge concentration of as-deposited SiGe sample (no Ge condensation) and SiGe 
samples that went through different Ge condensation conditions, as obtained using Auger Electron 
Spectroscopy. Different temperatures (900-1000°C) and oxidation durations were used.  The Ge 
condensation process clearly increases the Ge concentration. 
 
 In addition, a thinner SOI substrate requires a thinner SiGe epi thickness or a 
reduced thermal budget to drive Ge into the S/D regions.  Assuming a target final Ge 
content of 50% in the S/D regions with a final thickness x, the required initial SiGe 
thickness and its Ge content are shown in Figure 6.12 (c).  It is assumed that the grown 
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SiGe will be entirely oxidized.  For example, to form a 5 nm Si0.5Ge0.5 S/D, one needs to 
grow 8.3 nm of Si0.7Ge0.3 on 5 nm of Si, and fully consume the 8.3 nm of Si0.7Ge0.3 in the 
Ge condensation process.  As a result, with reducing body thickness, a lowered thermal 
budget or higher Ge content in the S/D regions can be achieved, making this process a 
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gure 6.12 : (a) Assumed final device structure with a Ge content of 50%
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6.2 Strained UTB pMOSFETs with Condensed SiGe S/D 
6.2.1 Background 
 As field-effect transistor gate lengths are being scaled into the nano-regime, new 
device solutions are essential to sustain effective control of short channel effects.  Silicon-
On-Insulator (SOI) technology is a promising approach for its excellent suppression of 
short channel effects (SCE), prevention of latch-up, low junction leakages and reduced 
parasitic capacitances [18] – [20].  As the gate length is scaled further, the SOI body 
thickness has to be reduced to even thinner layers for better control of short channel 
effects.  Likewise, as described in the previous section, strain engineering can help to 
further extend the performance limits of CMOS devices.  Incorporation of strain into the 
Si channel modifies the electronic valence sub-bands to result in higher carrier mobility, 
eventually leading to a larger drive current.  In the earlier section of this chapter, a novel 
approach of fabricating uniaxial compressive-strained pMOSFETs using local 
condensation of SiGe [63] has been proposed to alleviate potential problems of controlling 
the recess etch depth and in performing selective epitaxy on an ultra-thin Si layer.  In 
addition, the Ge content in the S/D regions can be increased as a result of the condensation 
process. 
 
In this section, we further report on the concept and demonstration of this approach 
of using local Ge condensation to form a novel strained UTB P-channel transistor with 8 
nm body thickness and with SiGe S/D stressors extending to buried oxide (BOX) for 
increased strain effects.  The final Ge content in the SiGe S/D regions is also one of the 
highest reported to date in strained pMOSFETs using embedded SiGe S/D regions. 
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6.2.2 Optimization of Device Structure and Process Conditions for Increased Strain 
Effects 
 Assuming a UTB MOSFET device structure similar to that in Figure 6.1 with   
embedded SiGe S/D depth d and Si body thickness tbody.  Stress simulation is performed 
using TAURUS process simulator to investigate the impact of varying the depth of the 
embedded SiGe S/D regions on the strain induced in the Si channel.  Figure 6.13 (a) plots 
the simulated compressive strain in the Si channel as a function of depth of the embedded 
SiGe S/D.  A larger compressive stress in the Si channel is induced as the depth of the 
SiGe S/D regions is increased deeper and deeper towards the buried oxide (BOX).  An 
optimum strain is achieved when S/D regions extend to the top interface of the BOX, 
therefore enclosing the Si channel on both sides.  Figure 6.13 (b) plots the strain in the 
channel as a function of Ge percentage in the S/D regions for different body thicknesses.  
Increasing the Ge percentage in the S/D regions increases the compressive strain in the 
channel.  In addition, a thinner body thickness can also result in a higher compressive 
strain in the channel.  It is therefore evident that a UTB transistor with Ge-enriched S/D 
extending all the way to the BOX will derive the most benefit from the SiGe S/D stressor 
to give superior performance.   
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s on Si S/D regions of pMOSFET 
at 9000C.  Energy Dispersive X-Ray Spectroscopy (EDS) analysis is performed on TEM 
samples of MOSFET structures with condensed SiGe S/D to obtain the Ge content 
profiles for various condensation conditions.  As shown earlier in Figure 6.13, optimal 
strain in the channel can be achieved when the embedded depth of the SiGe S/D regions 
reaches all the way to the BOX.  In order to achieve this structure, the epitaxial growth 
and condensation of the SiGe layers at the S/D regions have to be optimized.  Figure 6.16 
compares the Ge content depth profile for an optimized S/D Ge condensation process and 
an unoptimized process.  With an unoptimized process, Ge content drops quickly with 
increasing depth, with the SiGe embedded at a depth of only half that of the SOI body 
thickness.  This happens when the as-grown SiGe on the S/D regions is not sufficiently 
thick to provide enough Ge atoms to be fully driven to the BOX.  An optimized process 
gives a fairly uniformly Ge profile with the SiGe S.D regions embedding all the way into 
the BOX for increased strain effects.  On the control wafer, selective epitaxy of Si is done 
to form raised Si S/D to minimize differences in series resistance.  S/D implantation and 
dopant activation steps were performed before contact and metallization to complete the 
fabrication.  Figure 6.17 (a) shows the cross-section TEM image of a 70 nm gate length 
strained-Si UTB pMOSFET, featuring an 8 nm thick body region enclosed by condensed 
SiGe S/D regions.  A high resolution TEM (HRTEM) image of the S/D region is 
illustrated in Figure 6.17 (b).  Energy Dispersive X-Ray Spectroscopy (EDS) 
measurements at various points along a line from the surface to the buried oxide reveal a 
fairly uniform Ge concentration of above 40% in the S/D region.  Diffractogram [inset of 
Figure 6.17 (b)] obtained at the S/D regions reveals good crystalline quality.   
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Figure 6.16 : Ge content depth profile (obtained from EDS of TEM samples) for an optimized S/D Ge 
epitaxial and condensation process and an unoptimized one.  With an unoptimized process, Ge content drops 
with increasing depth, with the SiGe embedded at a depth of only half that of the SOI body thickness. 
 
 
Figure 6.17 : (a) TEM image of a 70 nm gate length strained UTB pMOSFET with condensed SiGe S/D 
regions.  (b) EDS analysis on magnified TEM image at S/D region showing Ge content of more than 40% 
across the entire S/D region. Diffractogram reflects good crystallinity.  (c) HRTEM image of the channel 





















6.2.4 Electrical Characterization 
Figure 6.18 (a) shows the IDS-VDS characteristics of 70 nm gate length control and 
strained UTB pMOSFET with Si0.54Ge0.46 S/D at various gate overdrives |VGS - Vt|.  IDsat 
enhancement of more than 70% was observed for the strained UTB pMOSFETs.  The 
uniaxial compressive strain due to the SiGe  S/D modifies the valence sub-band structure 
in the Si channel to result in lower hole effective mass, higher hole mobility, and 
improved IDsat.  IDsat as a function of LG is illustrated in Figure 6.18 (b), showing 
increasing IDsat enhancement with decreasing physical gate length LG.  This can be 
explained by the higher strain induced in the Si channel when LG becomes smaller [9].  
Figure 6.19 plots the amount of enhancement in saturation drain current (IDsat) against that 
in linear drive current (IDlin).   Appreciable improvement in both IDlin and IDsat is observed 
in the Si0.54Ge0.46 S/D transistors.  The measured IDsat gain is found to be approximately 
half of the IDlin due to its smaller sensitivity to the channel mobility enhancement [10].  
Figure 6.20 (a) shows that the extracted series resistance in both strained and control 
devices are comparable, implying that the enhancement is predominantly attributed to 
strain effects.  Note that this series resistance is very high compared to the one shown in 
Fig. 6.7 inset, which leads to much reduced drive current.  Careful process and device 
optimization needs to be done if reduced series resistance needs to be achieved in UTB 
devices.  IDS-VGS curves for both devices (Figure 6.20 (b)) illustrate improved 
subthreshold characteristics over the control UTB pMOSFETs.  This could be partly due 
to the retarded boron diffusion in the presence of Ge [34] in the S/D regions, leading to a 
better controlled vertical and lateral diffusion profile for boron.  As a result, a shallower 
and more abrupt S/D junction could be obtained in the strained device.   
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Figure 6.18 : (a) IDS-VDS characteristics of Si0.54Ge0.46 S/D and control UTB transistors with LG = 70 nm for 
gate overdrives |VGS - Vt| of 0 to 1 V in steps of 0.2 V.  The strained Si0.54Ge0.46 S/D pMOSFET shows more 
than 70% increase in IDS at a gate overdrive of 1 V.  (b) IDsat enhancement increases with decreasing gate 
length LG due to the closer proximity of SiGe S/D regions to the Si channel, which leads to larger 
compressive strain in the channel. 
 






























Figure 6.19 : Strained Si0.54Ge0.46 S/D pMOSFETs show significant drive current enhancement over the 
control devices. The measured IDsat gain is approximately half of that in IDlin due to the smaller sensitivity of 
IDsat on channel mobility gain.   
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The subthreshold swing and DIBL as a function of LG for both devices are illustrated in 
Figure 6.21 (a) and (b), respectively.  Excellent subthreshold swing of about 67 
mV/decade and DIBL of 0.04V/V were achieved in the strained UTB pMOSFETs with 
Si0.54Ge0.46 S/D regions.  Improvement in subthreshold and DIBL is observed for the 
strained devices.  Figure 6.22 (a) depicts the transconductance Gm as a function of gate 
voltage VGS for 70 nm gate length control and strained UTB pMOSFETs.  Gm 
enhancement can be observed at both high and low VDS.  Dependence of transconductance 
Gm as a function of gate length LG is depicted in Figure 6.22 (b).  Strained UTB 
pMOSFETs with condensed Si0.54Ge0.46 S/D regions shows larger increase in both 
saturation and linear Gmmax than control UTB pMOSFETs with decreasing LG.  This 
illustrates the increase in Gmmax with decrease in physical gate length LG, which can be 
easily explained by the increase in induced compressive strain in the transistor channel 
with reducing distance between the SiGe S/D regions. 
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Figure 6.20 : (a) Extracted series resistance for the Si0.54Ge0.46 S/D and control devices is comparable. At 
high gate-overdrive and at low VDS, the channel resistance is assumed to be negligible, the overall source-to-
drain resistance mainly contributed by resistance at the source and drain side.  (b) IDS-VGS characteristics of 
Si0.54Ge0.46 S/D and control UTB pMOSFETs.  Strained UTB pMOSFET devices with condensed Si0.54Ge0.46 
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Figure 6.21 : (a) Si0.54Ge0.46 S/D pMOSFET shows improved subthreshold swing over control devices for all 
gate lengths.  Excellent subthreshold swing of less than 70 mV/decade is obtained for the Si0.54Ge0.46 S/D 
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Figure 6.22 : (a) Transconductance Gm as a function of gate bias VGS for both Si0.54Ge0.46 S/D and control 
pMOSFETs at both high and low VDS.  (b) Increasing Gmmax with decreasing gate length LG. Si0.54Ge0.46 S/D 




A novel strained-Si pMOSFET comprising SiGe S/D regions formed by local Ge 
condensation has been demonstrated.  By using local Ge condensation, a Si recess etch 
step in the formation of SiGe S/D can be eliminated.  Ge concentration in the source/drain 
can also be increased using the Ge condensation process, resulting in higher strain in the 
channel for enhanced hole mobility.  This allows the implementation of SiGe S/D 
structures on ultra thin body SOI devices.  Therefore, strained UTB pMOSFETs with 8 
nm body thickness were demonstrated.  The Ge content (~46%) in the S/D regions is the 
highest reported to date, realized using a Ge condensation technique.  Significant IDsat 
enhancement was observed in the strained UTB pFET at 70 nm gate length.  Excellent 
device performance can be achieved with this integration scheme, making it a promising 







 This thesis has examined several novel device structures for enhancement in 
MOSFET device performance.  The key contributions are summarized below followed by 
recommendations for future work. 
 
7.1.1 Source/Drain On Depletion Layer (SDODEL) CMOSFET for Reduced Parasitic 
Junction Capacitances. 
Complementary MOSFET devices with better performance have been fabricated.  
By simply adding a high energy, low dose implant of the same conductivity type as the 
S/D, a low, counter-doped layer can be formed beneath the S/D regions.  Reduction in 
parasitic junction capacitance for both n and pMOSFETs have been demonstrated.  
Fabricated ring oscillator structures also experimentally verify the improvement in 
circuitry speed.  In addition, simulation has been performed to project the feasibility of 
SDODEL devices for future sub-50nm high speed devices. 
 
7.1.2 Strained Si on Relaxed SiGe MOSFET 
Complementary CMOS device have been fabricated using a conventional 0.18 µm 
technology node process flow.  Electrical device characterization was performed and drive 
current enhancement was observed in the strained devices fabricated on strained Si / 
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relaxed SiGe substrates.  However, there are also various issues and challenges related to 
strained Si on relaxed SiGe.  Some of these issues and challenges have been addressed. 
 
7.1.3 Material Characterization of Strained Si MOSFET Structures 
An alternative technique to analyze strain distribution in MOSFET structures have 
been proposed.  This technique involves the analysis of high resolution TEM (HRTEM) 
images.  In particular, this method has been applied on MOSFET structures with S/D 
stressors.  Another technique which involves the use of EDS on TEM images to 
characterize the Ge content in SiGe S/D regions have also been discussed. 
 
7.1.4 Strained nMOSFETs with SiC S/D Regions 
A novel strained nMOSFET structure featuring SiC S/D regions is proposed.  
Devices are fabricated for electrical and material characterization.  The use of SiC S/D 
regions induces a lateral tensile and vertical compressive strain in the Si channel of the 
device, which benefits electron mobility to give a larger drive current.  The 
implementation of such a structure on SOI substrate for further enhancement in device 
performance was carried out.  Channel orientation dependence and multiple stressor effect 






7.1.5 Strained pMOSFETs with Condensed SiGe S/D Regions  
The implementation of SiGe S/D regions on thin body SOI substrates faces 
potential challenges like control of Si S/D recess etch depth and difficulty in growing 
SiGe on extremely thin layer of Si.  A novel device structure using local condensation is 
proposed to alleviate these problems.  This structure has also been applied on ultra-thin-
body SOI substrates with less than 10nm of Si.   
 
7.2 Future Work 
There are several issues opened up by this thesis that deserve further exploration.  These 
include : 
• Silicidation of SiC S/D regions.   
• The effect of various S/D annealing on C substitutional efficiency. 
• Laser annealing of SiC S/D regions to explore possibility of increasing C 
substitutional efficiency. 
• To further increase Ge content in the SiGe S/D MOSFETs to investigate whether 
higher Ge content in the S/D regions can lead to higher drive current enhancement. 
• To fabricate local condensed SiGe S/D on different surface orientation. 
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